期刊文献+

求解VLSI不可二划分布图规划问题的混合遗传算法

A hybrid genetic algorithm for non-slicing VLSI floorplanning
原文传递
导出
摘要 超大规模集成电路(VLSI)布图规划是VLSI物理设计的关键环节之一,对集成电路的芯片面积、线长等性能指标有重大影响.基于B*-tree的结构表示,结合遗传算法的思想,提出一种用于解决VLSI不可二划分布图规划问题的混合遗传算法,并用MCNC标准测试例子对所设计的算法进行测试,证明该算法的有效性. Floorplanning is a crucial step in very large scale integration (VLSI) physical design,because it affects chip area and wirelength of a design.With the B*-tree representation,a hybrid genetic algorithm for the non-slicing VLSI floorplanning is presented.Experimental results on MCNC benchmarks show that the hybrid genetic algorithm is effective.
出处 《福州大学学报(自然科学版)》 CAS CSCD 北大核心 2014年第5期688-693,共6页 Journal of Fuzhou University(Natural Science Edition)
基金 国家自然科学基金资助项目(61170308) 福州大学校人才基金资助项目(XRC-1252 2013-XQ-34)
关键词 超大规模集成电路 布图规划 B*-tree 混合遗传算法 VLSI floorplanning B*-tree hybrid genetic algorithm
  • 相关文献

参考文献16

  • 1徐宁,洪先龙.超大规模集成电路物理设计理论与算法【M].北京:清华大学出版社,2009.
  • 2Guo Pei - ning, Cheng Chung - kuan, Yoshimura Takeshi. An O - tree representation of non - slicing floorplanning and its ap- plication[ C]//Proceeding of IEEE Design Automation Conference. New York: IEEE Press, 1999:268 -273.
  • 3Chang Yun - chih, Chang Yao - wen, Wu Guaitg - ming, et al. B * - tree: a new representation for non - slicing floorplans [ C]// Proceeding of IEEE Design Automation Conference. New York: IEEE Press, 2000:458 -463.
  • 4Tang Xiao - ping, Martin W. FAST - SP: a fast algorithm for block placement based on sequence pair[ C]//Proceedings of the Asia and South Pacific Design Automation Conference. Yokohama: IEEE Press, 2001:521 -526.
  • 5Hong Xian - long, Huang Gang, Cai Yi - ci, et al. Comer block list : an effective and efficient topological representation of non- slicing floorplan[ C ]//Proceeding of IEEE International Conference on Computer Aided Design. San Jose: IEEE Press, 2000:8 - 12.
  • 6Lin Jai - ming, Chang Yao - wen. TCG : a transitive closure graph - based representation for non - slicing floorplans [ C ]//Pro- ceeding of ACM/IEEE Design Automation Conference. New York: IEEE Press, 2001 : 764 -769.
  • 7Lin Jai - ming, Chang Yao - wen. TCG - S : orthogonal coupling of P * - admissible representations for general floorplans [ C ]// Proceeding of ACM/IEEE Design Automation Conference. New York : IEEE Press, 2002 : 842 - 847.
  • 8Lin Jai - ming, Hung Zhi - xiong. SKB - tree : A fixed - outline driven representation for modern floorplanning problems [ J ]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 2012, 20(3) : 473 -484.
  • 9Chen Jian- li, Zhu Wen- xing, Ali A. A hybrid simulate annealing algorithm for non -slicing VLSI floorplanning[ J ]. IEEE Transactions on Systems, Man, and Cybernetics: Part C, 2011,41(4) : 544 -553.
  • 10Zhu Li -chen, Yang Run - ping, Chen Xei - xue, et al. An efficient simulated annealing based VLSI floorplanning algorithm for slicing structure[ C]//Proceeding of 2012 International Conference on Computer Science & Service System. Nanjing: IEEE Press, 2012 : 326 - 330.

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部