期刊文献+

众核处理器上的高性能网络入侵检测系统 被引量:1

High-performance parallel NIDS on ManyCore processors
下载PDF
导出
摘要 为提高网络入侵检测系统(NIDS)在互联网流量和网络攻击数量增长下的性能,进行了在多核处理器上利用并行结构提高NIDS处理能力的研究。首先实现了NIDS在TILERA-GX36众核处理器上的数据并行(RTC)和任务并行(SPL)这两种并行机构方法,实验结果表明众核处理器上丰富的计算资源支持大量并行的NIDS实例,但同时也带来严重的资源竞争和冲突,系统并行化开销大大增加。为此,提出了一种基于共享的RTC方法,即SRTC方法,和已有方法相比,SRTC方法解决了RTC模型内存占用线性增长的问题,同时避免了SPL模型中的线程间通信开销。以开源NIDS软件Snort为基础,在TILERA-GX36众核处理器上对SRTC方法进行了实现和验证,实验结果证明采用SRTC的并行系统获得了类似线性的加速比,当加载超过7000条NIDS真实规则条目时,系统能够处理包长为1K字节的10Gbps的网络流量。 In order to improve the performance of a network intrusion detection systems (NIDS), a study on increasement of the processing capacity of a NIDS on multi-core processors by using the software based on parallel models was conducted. The two parallel designs of run-to-complete (RTC) and software pipeline (SPL) were implemented on the ManyCore processor of TILERA-GX36. For experiment demonstrated that this ManyCore processor' s rich computation resources supported many parallel NIDS examples, but it brought serious resource competion and conflicts, leading to the system' s great increasement of parallel overhead. Thus a Shared-RTC (SRTC) model for parallel NIDS was proposed. Compared with the models of RTC and SPL, the parallel overhead of the proposed SRTC model decreased largely and hence it took the full advantage of the ManyCore processor for the security task. Furthermore, the proposed design leverages particular features of the processor to break the bottlenecks. The proposed design was integrated into the open source NIDS Snort for performance evaluation. The prototype exhibits almost linear speedup and experimental results show that the parallel system can handle up to the 10 Gbps traffic with the packet size of l kbytes, against a ruleset contains about 7K signatures.
出处 《高技术通讯》 CAS CSCD 北大核心 2014年第9期935-941,共7页 Chinese High Technology Letters
基金 863计划(2013AA013501) 国家自然科学基金(61133015)资助项目
关键词 众核处理器 网络入侵检测系统(NIDS) 并行结构 ManyCore processor, network intrusion detection system (NIDS), parallel design
  • 相关文献

参考文献16

  • 1Mukherjee B,Heberlein L T,Levitt K N.Network intrusion detection.Network,IEEE,1994,8(3):26-41.
  • 2Snort.http://vrt-blog.snort.org/,2014.
  • 3Sommer R,Paxson V,Weaver N.An architecture for exploiting multi-core processors to parallelize network intrusion prevention.Concurrency and Computation:Practice and Experience,2009,21 (10):1255-1279.
  • 4Lee J,Hwang S H,Park N,et al.A high performance NIDS using FPGA-based regular expression matching.In:Proceedings of the 2007 ACM Symposium on Applied Computing,Seoul,Korea,2007.1187-1191.
  • 5Kim S,Lee J.A system architecture for high-speed deep packet inspection in signature-based network intrusion prevention.Journal of systems architecture,2007,53 (5):310-320.
  • 6Verdú J,Nemirovsky M,Valero M.MultiLayer processing-an execution model for parallel stateful packet processing.In:Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems,San Jose,USA,2008.79-88.
  • 7Schuff D L,Choe Y R,Pai V S.Conservative vs.optimistic parallelization of stateful network intrusion detection.In:Proceedings of the 12th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming,San Jose,USA,2007.138-139.
  • 8Suricata.http://www.suricata-ids.org,2014.
  • 9TILE-Gx8036 product brief.http://www.tilera.com/sites/default/files/productbriefs/TILE-Gx8036PB033-02web.pdf,2014.
  • 10Intel Corporation.Supra-linear packet processing performance with intelmulti-core processors.Intel White Paper,2006.

二级参考文献9

  • 1RUBINI A.等著 魏永明 骆刚 姜君译.LINUX设备驱动程序(第2版)[M].北京,中国电力出版社,2002..
  • 2White G.B.,Pooch U..Cooperating security managers:Distributed intrusion detection systems. Computers&Security,1996,15(5);441-450.
  • 3Basu A..Buch V.,Vogels W.,yon Eicken Thorsten.U-Net:A user-level network interface for parallel and distributed computing.In:Proceedings of the 15th ACM Symposium on Operating Systems Principles,Copper Mountain,Colorado,1995.
  • 4Welsh M.,Basu A.,yon Eicken T..Incorporating memory management into user-level network interfaces.Cornell University Ithaca,NY,USA:Technical Report TR97-1620,1997.
  • 5Peter J..Denning:Virtual memory.The Computer Science and Engineering Handbook,1997,1747-1760.http://cne.edu/pjd/PUBS/vm.pdf.
  • 6Jacob B.,Mudge T..Software-managed address translation.In:Proceedings of the 3rd International Symposium on High Performance Computer Architecture,San Antonio,Texas,1997.156-167.
  • 7Welsh M.,Basu A.,yon Eicken T..ATM and fast ethernetnetwork interfaces for user-level communication.In:Proceedings of the 3rd International Symposium on High Performance Computer Architecture(HPCA),San Antonio,Texas,1997,332-342.
  • 8刘炜,郑纬民,申俊,鞠大鹏.底层通信协议中内存映射机制的设计与实现[J].软件学报,1999,10(1):24-28. 被引量:5
  • 9周桂林,张瀛,杜毅,马群生,李三立.HPNI:一种新型的机群系统网络接口[J].计算机研究与发展,2000,37(2):201-206. 被引量:2

共引文献66

同被引文献3

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部