期刊文献+

面向媒体的粗粒度可重构架构层次化存储设计

Hierarchical Memory Optimization Based on Coarse Grain Reconfigurable Architecture for Multimedia Application
下载PDF
导出
摘要 为了优化粗粒度可重构架构REMUS-II(Reconfigurable Multimedia System 2)的数据流通路,使其能够完成高性能媒体解码,针对媒体算法的数据访问特征,对REMUS-II的片上存储与片外存储访问模块进行优化.片上存储通过二维数据传输和转置等访问模式进行优化,片上数据传输效率分别平均提高了69.6%和15.1%.片外存储通过块缓存设计优化参考帧访问,平均减少37%的外存访问时间.经过层次化存储设计,REMUS-II数据流可满足计算需求,在200MHz主频下实现H.264算法和MPEG2算法高级档次的1 920像素×1 080像素高清分辨率实时解码. In order to optimize the data flow of coarse grain reconfigurable architecture REMUS-II(Recon- figurable Multimedia System2) for high performance media decoding, a novel memory sub architecture of on- and off-chip memory was proposed by analyzing the data access pattern for multimedia application. For on-chip memory, the 2D-data and transpose transfer technique was employed to improve the data transfer efficiency by 69.6% and 15.1% on average, respectively. For off-chip memory, the block buffer was implemented to reduce the reference frame accesses with a 37% reduction of accessing time on average. With the memory hierarchy optimization, REMUS-II can achieve real-time H. 264 high profile and MPEG2 high level decoding with a definition of 1 980 pixel× 1 080 pixel at 200 MHz clock frequency.
出处 《上海交通大学学报》 EI CAS CSCD 北大核心 2014年第10期1389-1393,1399,共6页 Journal of Shanghai Jiaotong University
关键词 粗粒度可重构架构 媒体应用 层次化存储 高清解码 coarse grain reconfigurable architecture (CGRA) multimedia application hierarchical memory high-definition decoding
  • 相关文献

参考文献9

  • 1Hartenstein R. A decade of reconfigurable computing: A visionary retrospective[C]∥Proceedings of the Conference on Design, Automation and Test in Europe. Munich Germany: IEEE Press, 2001: 642-649.
  • 2Campi F, Konig R, Dreschmann M, et al. RTL-to-layout implementation of an embedded coarse grained architecture for dynamically reconfigurable computing in systems-on-chip[C]∥International Symp on System-on-Chip. Tampere, Finland: IEEE Computer Society, 2009: 110-113.
  • 3Kim M, Song J H, Kim D H, et al. Hybrid partitioned H.264 full high definition decoder on embedded quad-core[J]. IEEE Transactions on Consumer Electronics, 2012, 58(3): 1038-1044.
  • 4ISO/IEC 14496-10, Advanced video coding for generic audiovisual services[S].
  • 5Zhu M, Liu L, Yin S, et al. A cycle-accurate simulator for a reconfigurable multi-media system [J]. IEICE Transactions on Information and Systems, 2010, 93(12): 3202-3210.
  • 6Probell J. Architecture considerations for multi-format programmable video processors[J]. Journal of Signal Processing Systems, 2008, 50(1): 33-39.
  • 7Owens J D, Rixner S, Kapasi U J, et al. Media processing applications on the Imagine stream processor[C]∥IEEE International Conference on Computer Design: VLSI in Computers and Processors. Freiburg, Germany: IEEE Press, 2002: 295-302.
  • 8Ganesan M K A, Singh S, May F, et al. H. 264 decoder at HD resolution on a coarse grain dynamically reconfigurable architecture[C]∥International Conference on Field Programmable Logic and Applications. Amsterdam, Netherlands: IEEE Computer Society, 2007: 467-471.
  • 9Mei B, Sutter B D, Vander A T, et al. Implementation of a coarse-grained reconfigurable media processor for AVC decoder [J]. Journal of Signal Processing Systems, 2008, 51(3): 225-243.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部