期刊文献+

一种适用于射频数字功放的量化策略

A quantization strategy for RF digital power amplifier
下载PDF
导出
摘要 为了提升射频数字功放整体效率,需要降低前端△∑调制器(DSM)输出的平均切换频率,以减少功放的切换损耗。基于滞环比较思想在DSM中提出了一种可变门限量化策略,并通过理论和仿真分析了该策略下DSM输出的平均切换速率以及带内SNR性能。结果表明,采用所提出的量化策略,在带内SNR减少有限的情况下,能够有效降低DSM输出的平均切换频率。 In order to improve the efficiency of RF digital power amplifier,it is necessary to limit the amplifier's switch loss by reducing the average transition frequency of delta-sigma modulator (DSM) output.By using the hysteresis,a quantization strategy with alterable thresholds for DSM is proposed and analyzed in this paper.Simulation results show that the DSM output's average transition frequency(ATF) can be reduce effectively with little SNR decline by using the proposed quantization strategy.
出处 《电子技术应用》 北大核心 2014年第12期49-52,共4页 Application of Electronic Technique
基金 中国博士后科学基金资助项目(2013M532239)
关键词 平均切换频率 DELTA-SIGMA调制器 量化 数字功放 滞环比较 average transition frequency delta-sigma modulator quantization digital power amplifier hysteresis
  • 相关文献

参考文献6

二级参考文献32

  • 1TAK Y S. A 2-V 900 MHz monolithic CMOS dual- loop frequency synthesizer for GSM receivers [D]. Hong Kong.. Hong Kong University of Science and Technology, 1999.
  • 2ROHDE U L. RF and microwave digital frequency synthesizers[M]. New York: Wiley, 1997.
  • 3AKTAS A, ISMAIL IVll CMOS PLL calibration techniques [J]. IEEE Circ Dev Mag, 2004, 20(5): 6-11.
  • 4WILSON W B, MOON U, LAKSHMIKUMAR K R, et al. A CMOS selbcalibrating frequency synthesizer [J]. IEEE J Sol Sta Cire, 2000, 35(10) : 1437-1444.
  • 5HUANGSZ, LINW, GAO FL. Awide band and low PN PLL design for digital tuner [C]//IEEE Asia Pacific Conf. Macao, China. 2008: 1140-1143.
  • 6AHN T-W, MOON J-C, MOON Y. A fractional-N frequency synthesizer with a wide-band small gain- fluctuation VCO for mobile DTV applications [C] // 7th Int Conf ASIC. Guilin, China. 2007.. 303-306.
  • 7HUANG Z-D, KUO F-W, WANG W-C, et al. A 1. 5-V 3-10 GHz 0. 18-μm CMOS frequency synthesizer for MB-OFDM UWB applications [C] // 2008 IEEE MTT-S Int. Atlanta, GA, USA. 2008: 229-232.
  • 8BOHN F, WANG H, NATARAJAN A S, et al. A fully integrated frequency and phase generation for a 6 -t8 GHz tunable multi-band phased-array receiver in CMOS [C] //Radio Freq Integ Circ Symp. Atlanta, GA, USA. 2008: 439-442.
  • 9CHANG J-H, KIM C-K. A symmetrical 5-GHz fully integrated cascode coupling CMOS LC quadrature VCO [J]. IEEE Microwave Wireless Component Lett, 2005, 15: 670-672.
  • 10ALLENPE,HOI.BERGDR.CMOS模拟集成电路设计[M].冯军,等译.第二版.北京:电子工业出版社,2007:439-475.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部