期刊文献+

视频阵列处理器数据加载电路的设计与实现

The design and implementation of data loading for video array processor
下载PDF
导出
摘要 随着多种视频编解码标准和视频算法的提出,视频处理器高效性和灵活性显得更为重要。针对视频阵列处理器中数据加载速率与阵列处理单元处理不匹配的问题,通过对视频编解码标准算法的分析,深度挖掘数据访存冗余和传输的特点,在可编程可重构体系结构下,设计了支持灌入和Cache两种工作模式的数据加载电路,并进行了功能仿真和FPGA验证。结果表明,该电路能够满足1080P视频处理对数据加载的要求,采用Desgin Compiler在SMIC 0.13μm CMOS工艺标准单元库下综合,频率可达197 MHz。 With a variety of video codec standards and video algorithms proposed,the efficiency and flexibility of video processor become more important.To solve the mismatch of data loading rate and array processing unit,analyzing the video codec standard algorithm,deep mining characteristics of data memory access redundancy and transmission,this paper designs a data loading circuit supporting pump and Cache operating modes in the programmable reconfigurable architecture,and also completes the functional simulation and FPGA verification to the circuit.The result show that this design can meet the data loading requirements of 1 080P video processing for data loading,and its integrated frequency up to 197 MHz,using Desgin Compiler in SMIC 0.13 μm CMOS process standard cell library.
出处 《电子技术应用》 北大核心 2014年第12期56-59,共4页 Application of Electronic Technique
基金 国家自然科学基金面上项目(61272120) 西安邮电大学青年基金项目(ZL2014-21)
关键词 视频阵列处理器 数据加载 可编程 可重构 video array processor data loading programmable reconfigurable
  • 相关文献

参考文献6

  • 1CHEN T C,CHIEN S Y,HUANG Y W,et al. Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC em'oder[J].IEEE Trans.Circ.Syst.Video Tet'hnol 2006,16(6) : 673-688.
  • 2LIN Y L S,KAO C Y,KUO H C,et aI.VLSI design for video coding[M].Springer, 2010.
  • 3黄小平,樊晓桠,张盛兵,史莉雯.32位双发射双流水线结构RISC微处理器设计[J].西北工业大学学报,2011,29(1):6-11. 被引量:1
  • 4TIAN X H,LE T M,HO B L,et al.A CABAC encode," design of tt.264/AVC with RDO Sttl)l)ozllC].lEEE hlte'rna- tional Workshop on Rapid System Prototyping.2007: 167- 173.
  • 5张鹏,杜建国,解晓东,高文.一种基于多核流水的多标准视频编解码器体系结构[J].计算机研究与发展,2008,45(11):1985-1993. 被引量:9
  • 6PASTUSZAK G,TROCHIMIUK M.Architecture design and efficiency evaluation for the high-throughput interpolation in the HEVC encoder[C].Digital System Design(1)SD), Euromicro, Los Alamitos CA , 2013 : 423-428.

二级参考文献29

  • 1李骏,许稼,彭应宁,王秀坛.PowerPC处理器优势及其应用研究[J].微计算机信息,2005,21(10Z):57-59. 被引量:15
  • 2谢朝辉,冯燕,李谦,刘肃.H.264和AVS多模视频解码器中运动矢量预测的硬件实现[J].微电子学与计算机,2006,23(11):54-57. 被引量:4
  • 3席晨,张盛兵,沈绪榜.“龙腾R2”微处理器精确中断优化实现[J].计算机应用研究,2007,24(7):186-188. 被引量:3
  • 4Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG. ISO/IEC14496 10 Information technology--Coding of andio-visual object--Part 10 : Advanced Video Coding [S]. Geneva: International Organization for Standardization, 2008
  • 5中国音视频标准工作组.信息技术一先进视频编码一第二部分:视频[S].北京:中国标准出版社,2006..
  • 6The Society of Motion Picture and Television Engineers. SMPTE 421M-2006 VC-1 Compressed Video Bitstream Format and Decoding Process [S]. New York: SMPTE, 2006
  • 7Lee R B. Multimedia extensions for general-purpose processors [C]//Proc of the 1997 IEEE Workshop Signal Processing Systems. Piscataway, NJ: IEEE, 1997:9-23
  • 8Texas Instruments Inc. TMS320C64x DSP technical brief [OL]. [2007-09-071. http://www.ti. com/sc/docs/products/ dsp/c6000/c64xmptb.pdf
  • 9Chen O T, Chen t. H, et al. Application specific data path for highly efficient computation of multistandard video codecs [J]. IEEE Trans on Circuits and Systems for Video Technology, 2007, 17(1): 26-42
  • 10Broadcom Inc. BCM7400 lOLl. [2007 09 071. http:// www. broadcom, corn/products/Consumer-Electronics/High-Definition Audio-Video-Graphics System-Processors/BCM7400

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部