期刊文献+

新一代直升机综合核心处理机技术研究与实现 被引量:2

Research and implementation of integrated core processor technology for new helicopter
下载PDF
导出
摘要 直升机综合核心处理机是一个典型的分布式计算机系统,是直升机航电任务系统的中央核心处理系统,具备数据、信号、图形图像视频的综合处理能力。首先介绍了直升机航电系统的发展现状,然后分析了直升机综合处理系统架构,重点介绍直升机综合核心处理机关键技术,最后给出了综合核心处理机实现结果。 Helicopter Integrated Core Processor(HICP) is a typical distributed computer system,which is also the core process ing center for helicopter's avionics mission system.HICP is equipped with integrated processing capability of data,signals,graphics and videos.This paper introduces the development status of helicopter avionics system and analyzes the architecture of helicopter integrated processing system.It focuses on the key technology of HICP,and an implementation for HICP is presented.
出处 《电子技术应用》 北大核心 2014年第12期121-124,共4页 Application of Electronic Technique
基金 航空重点基金项目(20101931004)
关键词 直升机 综合核心处理机 航电系统 helicopter integrated core processor avionic system
  • 相关文献

参考文献8

  • 1诸葛卉.军用直升机航空电子系统现状及发展展望[J].航空科学技术,2006(5):25-28. 被引量:4
  • 2BERGEY J.The U.S.army's common avionics architecture system[C].Technical Report, 2005 : 1-6.
  • 3SKAGGS M.Sikorsky avionics integration on the UH-60M[Z] Sikorsky Pilot' s Office, 2004.
  • 4GERMANETH S.Common core avionics architecture for tactical and navy version benefits of open system approach for future needs[C].Military Avionics Conference,28th &29th October2004-London, UK, 2004.
  • 5MOIR I,SEABRIDGE A.Civil avionics systems[M].Profes- sional Engineering Publishing, UK, 2003.
  • 6熊华钢,周贵荣,李峭.机载总线网络及其发展[J].航空学报,2006,27(6):1135-1144. 被引量:67
  • 7孟颖悟.新型机载计算机电源架构的研究[J].航空计算技术,2007,37(5):63-65. 被引量:10
  • 8ARINC specification 653:avionics application software standard interface ,part 1-required services[Z].2005.

二级参考文献14

  • 1林强,熊华钢,张其善.光纤通道仲裁环流量控制中信誉的确定方法[J].航空学报,2004,25(6):602-605. 被引量:9
  • 2Intel Pentium4 Processor VRM2 Down Design Guidelines[Z].Intel Corporation Order Number,2002.
  • 3VRM9.0 DC/DC Converter Design Guidelines[EB/OL].www.intel.com/design/pentium4/guides/249205.htm,Intel April 2002.
  • 4VRM10.1 DC/DC Converter Design Guidelines[EB/OL].www.intel.com/design/xeon/guides/302732.htm,Intel March 2005.
  • 5Zhang Y Q,Sen P C,Liu Y F.A Novel Zero Voltage Switched (ZVS) Buck Converter Using Coupled Inductor[A].Electrical and Computer Engineering[C].2001,Canadian Conference on.2001:357 -362.
  • 6Moore J.Advanced distributed architectures[M]//Spitzer C R.The avionics handbook.CRC Press,2001.
  • 7Wang K H,Xu Z W.Scalable parallel computing:technology,architecture,programming[M].New York:McGraw-Hill,1998.
  • 8Pinney C.Avionics architecture definition issues/decisions/rationale document version 1.0[R].Joint Advanced Strike Technology Program 9.4J281/575,Arlington:JAST Avonics Lead,1994.
  • 9Mukherjee S,Saha D,Saksena M C,et al.A bandwidth allocation scheme for time constrained message transmission on a slotted ring LAN[C]//Proceedings of IEEE Real-Time System Symposium.1993:44-55.
  • 10ARINC 664 part 7 draft 3.Avionics full duplex switched ethernet-determi-nistic network[S].Annapolis:Aeronautical Radio Incorporated,2004.

共引文献77

同被引文献13

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部