期刊文献+

面向媒体处理可重构系统中数据缓存结构和缓存管理策略优化

Data cache structure and management strategy optimization of reconfigurable system for multimedia applications
下载PDF
导出
摘要 研究并提出了一种基于二维访问机制的数据缓存结构(2D Cache)及其更新管理策略.该缓存结构可以在控制硬件存储开销的同时,有效提升可重构系统的数据访存效率.实验结果表明,仅需4 KB的数据缓存开销,可重构系统的访存性能提升了29.16%~35.65%,并且对于不同标准的媒体处理算法都能获得较好的优化效果,具有很好的适应性.芯片实测结果表明,采用所述数据缓存设计方案的可重构系统可以在200 MHz下满足1080p@30fps的实时解码需求,与国际同类架构相比,性能提高了1.8倍以上. In order to improve the data flow of the reconfigurable system with a lower embedded data memory cost,a data cache optimization method is proposed,including the two-dimensional Cache structure and the related cache management strategy.The experimental results show that the approach is efficient for various multimedia applications,and the memory access performance of the reconfigu-rable system can be improved by 29.16% to 35.65% with a 4 KB data cache.The proposed data cache structure was adopted in a reconfigurable system and realized with real chip.Based on the the proposed data cache structures,the reconfigurable system can support the 1080p@30fps stream deco-ding at the clock frequency of 200 MHz.Moreover,the performance of the reconfigurable system is 1 .8 times higher than that of other reconfigurable architectures.
出处 《东南大学学报(自然科学版)》 EI CAS CSCD 北大核心 2014年第6期1149-1154,共6页 Journal of Southeast University:Natural Science Edition
基金 国家自然科学基金资助项目(61404028 61204023) 国家高技术研究发展计划(863计划)资助项目(2012AA012703)
关键词 可重构系统 数据缓存结构 缓存管理策略 reconfigurable system data cache structure cache management strategy
  • 相关文献

参考文献14

  • 1Cervero T, Lopez S, Callico G M, et al. Survey of reconfigurable architectures for multimedia applications [ C ]//VLSI Circuits and Systems IV. Dresden, Germa- ny, 2009,736303-01 - 736303-12.
  • 2Chuang T D, Chang L M, Chiu T W, et al. Bandwidth- efficient cache-based motion compensation architecture with dram-friendly data access control [ C]//IEEE Inter- national Conference on Acoustics, Speech, and Signal Processing. Taipei, China, 2009: 2009-2012.
  • 3Chuang T D, Tsung P K, Lin P C, et al. A 59. 5 mW scalable/multi-view video decoder chip for quad/3D full HDTV and video streaming applications [ C ]//2010 IEEE International Solid-State Circuits Conference. San Francisco, CA, USA, 2010:330-331.
  • 4Chang Y N, Tong T C. An efficient design of H. 264 interpolator with bandwidth optimization [ J ]. Signal Processing Systems, 2008, 53 ( 3 ) : 435 - 448.
  • 5Tsai C Y, Chen T C, Chen T W, et al. Bandwidth op- timized motion compensation hardware design for H. 264/AVC HDTV decoder[ C]//48th Midwest Sym- posium on Circuits and Systems. Covington, KY, USA, 2005 : 1199 - 1202. Conference on.
  • 6Chien Chih-Da, Lin Chien-Chang, Shih Yi-Hung,et al. A 252kgate/71mW multi-standard multi-channel video decoder for high definition video applicatioins [ C ]// ISSCC Dig Tech Papers. San Francisco, CA, USA, 2007 : 282 - 283.
  • 7Cucchiara Rita, Piccardi Massimo, Prati Andrea. Ex- ploiting cache in multimedia[ C ]//IEEE Multimedia Computing and Systems. Florence, Italy, 1999, 1 : 345 - 350.
  • 8Zatt B, de L Silva L M, Azevedo A, et al. A reduced memory bandwidth and high throughput HDTV motion compensation decoder for H. 264/AVC high 4: 2: 2 profile [ J ]. Journal of Real-Time Image Processing, 2013, 8(1) : 127-140.
  • 9Whitty S, Ernst R. A bandwidth optimized SDRAM controller for the MORPHEUS reconfigurable architec- ture [ C ]//IEEE International Symposium on Parallel and Distributed Processing. Miami, FL, USA, 2008: 1-8.
  • 10Probell J. Architecture considerations for multi-format programmable video processors [ J ]. Journal of Signal Processing Systems, 2008, 50( 1 ) :33 - 39.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部