期刊文献+

E-fuse阵列高效率测试验证方案及实现

High efficiency testability validation method for E-fuse array
下载PDF
导出
摘要 随着电编程熔丝(E-fuse)技术在集成电路领域中的应用越来越广泛,对测试验证环节的要求也越来越高,测试人员也面临更大的挑战,因此在电编程熔丝开发过程中,如何提高E-fuse测试验证效率是研究的重点和难点之一。基于E-fuse阵列在测试验证上的效率低、样品需求多、数据分析难等问题,对现有的测试验证方法提出了一种E-fuse阵列bits层面上实现编程的测试方案。相比较传统测试流程,该方案可以节省38.8%甚至90%以上的测试验证时间,同时还具有测试设置方便、样品需求少、数据精确度高等特性。 As electrically programmable fuse (E-fuse) becomes broadly used in integrated circuits applications,the demand on testability validation becomes higher.How to efficiently develop testability validation methods become an important and difficult challenging research issue for testing engineers.The traditional serial E-fuse validation method requires lengthy test time and many samples with difficult test data analysis.In view of the above issues,this paper introduces a highly efficient E-fuse testability validation and evaluation method with bit level programming technology.Compare to the traditional serial E-fuse testing,this bit level programming methodology can save 38.8% (up to more than 90%) of the validation time.This new methodology also has the advantage of convenient testing setup,requires fewer samples,and results in more accurate E-fuse elements testing confirmation.
出处 《电子测量技术》 2014年第11期11-15,共5页 Electronic Measurement Technology
关键词 测试技术 电可编程熔丝 高效率 验证 testing technology electrically programmable fuse high efficiency verification
  • 相关文献

参考文献23

  • 1KOTHANDARAMAN C, IYER S K, IYER S S, et al. Electrically programmable fuse (eFUSE) using electromigration in silicides[J]. IEEE Electron Device Lett, 2002, 23(9): 523-525.
  • 2GREG U, TONY A, TOSHIAKI K, et al. A commercial field- programmable dense eFUSE array memory with 99. 999% sense yield for 45nm SOl CMOS [J]. Solid-State Circuits Conference, 2008: 406-407.
  • 3RIZZOLO R F, FOOTE T G, CRAFTS J M, et al. IBM system z9 eFIJSE applications and methodology [J]. IEEE IBM J. Res. Dev., 2007, 51(1. 2): 65-75.
  • 4YANG L Y, HSIEH M C, LIU J S, et al. A highly scalable interface fuse for advanced CMOS logic technologies [ J ]. IEEE ELECTRON DEVICE LETTERS, 2012, 33(2).. 245-247.
  • 5SASAKI T, OTSUKA N, LIU J S, et al. Melt- segregate-quench programming of electrical fuse[J]. IEEE International Reliability Physics Symposum Procedings, 2005.. 347-351.
  • 6ITO H, NAMEKAWA T. Pure CMOS one-time programmable memory using gate-ox anti-fuse [J]. CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004 : 469-472.
  • 7KULKARNI S H, CHEN Z, HE J, et al. A 4 KBmetabfuse OTP-ROM macro featuring 2 V programmable 1.37 μm2 1T1R bit cell in 32 nm high- k metal-gate CMOS [J ]. IEEE J. Solid- State Circuits, 2010, 45(4): 863-868.
  • 8SAFRAN J, LESLIE A, FREDEMAN G, et al. A compact eFUSE programmable array memory for SOl CMOS[J]. IEEE Symposium VLSI Circuits Meeting, 2007: 72-73.
  • 9GEBRESELASIE E G, VOLDMAN S H, HE Z X, et al. Electrically programmable fuses for analog and mixed signal applications in silicon germanium BiCMOS technologies [J]. IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2007: 238-241.
  • 10ANAND D, COWAN B, FARNSWORTH O, et al. An on-chip self-repair calculation and fusing methodology[J]. IEEE Design & Test of Computers Meeting, 2003, 20(5): 67-75.

二级参考文献66

共引文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部