期刊文献+

一种面向DDR3接口的新型Chipkill编码 被引量:1

A novel Chipkill code for DDR3interface
下载PDF
导出
摘要 Chipkill是动态随机存储器系统中先进的容错手段,Reed-Solomon(RS)码是实现Chipkill技术的良好编码。以18片DDR3×8存储器芯片为研究对象,首先提出了一种快速构造RS码生成矩阵并对其优化的算法,获得了仅有1 728个"1"的生成矩阵;然后设计了一种纠单符号错RS码高效译码电路,实现了用纯组合逻辑完成检错、纠错操作。将所提出的RS码与传统的SEC/DED汉明码进行对比。开销方面,译码电路面积小19%-27%,延迟仅高出6%-27%。检错纠错能力方面,减少39.76%的可检不可纠错误,并且在实验中未出现不可检错误。 Chipkill is an advanced fault tolerance approach in dynamic random access memory system and Reed--Solomon (RS) code is a well error-correcting code to achieve chipkill. The memory system of eighteen DDR3 X8 chips is taken as an example. Firstly,an algorithm for fast producing and optimizing the generation matrix of RS code is proposed,and a generation matrix with only 1 728 ones is obtained. Secondly, an efficient decoding circuit for single-symbol correction RS code is proposed,which completes error detection and correction just by using combination logic. Compared with the traditional SEC/DED Hamming code,the proposed decoding circuit of RS code reduces the area by 19 %--27 % with only 6 %- 7% latency increase and cuts down errors, which can be detected hut not corrected, by 39.76-. And there are no undetected errors in the experiment.
作者 王谛 许勇
出处 《计算机工程与科学》 CSCD 北大核心 2014年第12期2386-2393,共8页 Computer Engineering & Science
基金 上海教委科研创新重点基础研究资助项目(12ZZ182)
关键词 Chipkill REED-SOLOMON码 生成矩阵优化 高效译码 Chipkill Reed-Solomon code generation matrix optimization efficient decoding
  • 相关文献

参考文献15

  • 1Dell T J.A white paper on the benefits of Chipkill-correct ECC for PC server main memory[Z].New York:IBM Microelectronics Division,1997.
  • 2Schroeder B,Pinheiro E,Weber W D.DRAM errors in the wild:A large-scale field study[C]∥Proc of ACM SIGMETRICS Performance Evaluation Review,2009,37(1):193-204.
  • 3Sridharan V,Liberty D.A study of DRAM failures in the field[C]∥Proc of IEEE International Conference for High Performance Computing,Networking,Storage and Analysis,2012:1-11.
  • 4Neuberger G,de Lima Kastensmidt F G,Reis R.An automatic technique for optimizing Reed-Solomon codes to improve fault tolerance in memories[J].IEEE Design&Test,2005,22(1):50-58.
  • 5Sridharan V,Liberty D.A field study of DRAM errors[J].Studies,2012,3(5):1.
  • 6Hwang A A,Stefanovici I A,Schroeder B.Cosmic rays don’t strike twice:Understanding the nature of DRAM errors and the implications for system design[J].ACM SIGARCH Computer Architecture News,2012,40(1):111-122.
  • 7IBM Chipkill memory—advanced ECC memory for the IBM Netfinity 7000 M10[Z].New York:IBM Personal Computer Company,1999.
  • 8Locklear D.Chipkill correct memory architecture[Z].Texas,USA:Dell Enterprise Systems Group,2000.
  • 9Abdoo D G,Cabello J D.Error correction system for N bits using error correcting code designed for fewer than N bits:USA,U.S.Patent 5 490 155[P].1996-02-06.
  • 10Reed I S,Solomon G.Polynomial codes over certain finite fields[J].Journal of the Society for Industrial&Applied Mathematics,1960,8(2):300-304.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部