期刊文献+

一种新型混合互连网络拓扑结构的分析与优化 被引量:2

Analysis and optimization of a new hybrid interconnection network topology
下载PDF
导出
摘要 随着高性能互连网络规模的增大,如何通过互连网络拓扑结构的设计来提升系统的性能和降低物理开销成为了系统设计的关键之一。传统的拓扑结构(可分为直接网络和间接网络)在网络规模增加时,不能很好地折衷网络性能和物理开销的关系。2012年Roberto P等人提出一种新型混合的拓扑结构,结合了直接网络和间接网络的特点,有效考虑了物理开销和网络性能的折衷。在此基础上,将新型混合拓扑每一维上的唯一的一个间接网络优化为多个间接网络,经过理论分析和实验模拟新型混合拓扑结构优化后的混合拓扑结构以及较常用的传统拓扑结构,优化后的混合拓扑结构能够在提升网络性能的同时降低物理开销。 With the expansion of high-performance interconnect network, how to improve the per- formance and reduce the physical overhead of the system through the design of interconnection network topology has become crucial in system design. The traditional topology, which can be divided into direct and indirect networks,does not keep a perfect balance between network performance and the physical o- verhead when the network size increases. In 2012,Roberto proposed a new family of hybrid topology, which combines the features of the direct network and indirect network and makes a balance between network performance and physical overhead. Based on these,the new family of topology can be optimized to be hybrid topology which owns more than one indirect networks. Theory analysis and simulation of both the new family of hybrid topology and the traditional topologies show that the optimized new family of hybrid topology can improve network performance while reducing physical overhead.
出处 《计算机工程与科学》 CSCD 北大核心 2014年第12期2400-2409,共10页 Computer Engineering & Science
基金 国家863计划资助项目(2013AA014301 2013AA01A208) 全国优秀博士学位论文作者专项资金资助项目(201450) 国家自然科学基金资助项目(61272482 61303066)
关键词 直接网络 间接网络 混合拓扑结构 物理开销 网络性能 优化 direct network indirect network hybrid topology physical overhead network perform ance improvement
  • 相关文献

参考文献21

  • 1....http://www.top500.org,,2005/09/01..
  • 2Bjerregarrd T,Mahadevan S.A survey of research and practices of network-on-chip[J].ACM Computing Surveys,2006,38(1):41-51.
  • 3Duato J,Yalamanchili S,Ni L.Interconnection networks:An engineering approach[M].Calif:IEEE CS Press,1997.
  • 4Roberto P,Crispín G,María G,et al.A new family of hybrid topologies for large-scale interconnection networks[C]∥Proc of NCA,2012:220-227.
  • 5Agarwal A,Bao L,Brown J,et al.Tile processor:Embedded multicore for networking and digital multimedia,Hot Chips[C]∥Proc of 2008IEEE International Solid-State Circuits,2008:1.
  • 6Gratz P,Kim C,McDonald R,et al.Implementation and evaluation of on-chip network architectures[C]∥Proc of ICCD,2006:477-484.
  • 7Taylor M B,Lee W,Amarasinghe S,et al.Scalar operand networks:On-chip interconnect for ILP in partitioned architectures[C]∥Proc of HPCA,2003:341-353.
  • 8Howard J,Ruhl G,Dighe S,et al.An 80-tile 1.28tflops network-on-chip in 65nm cmos[C]∥Proc of ISSCC,2007:88-99.
  • 9Kim J,Balfour J,Dally W J.Flattened butterfly for on-chip networks[C]∥Proc of ACM,2007:172-182.
  • 10Kim J,Dally W J,Towles B,et al.Microarchitecture of a high-radix router[C]∥Proc of ISCA,2005:420-431.

共引文献3

同被引文献9

引证文献2

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部