期刊文献+

机扫雷达智能BIT系统设计 被引量:3

Design of Intelligent BIT System for Mechanic Scan Radar
下载PDF
导出
摘要 首先,给出了机扫雷达智能机内自检(BIT)系统顶层架构,介绍了系统组成和功能,引入了人工智能领域中逻辑程序作为BIT知识表示和推理的理论;然后,结合机扫雷达故障诊断例子,论述了知识表示方法和推理机制;最后,描述了系统工作过程,成功实现了基于逻辑程序的智能BIT原型系统。借助逻辑程序,系统可充分利用雷达专家丰富的经验,使BIT系统本身达到专家的水平,具备高可靠性和自动化能力。 The top level architecture of the buih-in test (BIT) system is first given, the elements and the function of the BIT system are then presented, the logic program in the field of artificial intelligence is introduced as the theory for BIT knowledge representa- tion and reasoning. And then, the knowledge representation method and reasoning schema are illustrated in details by using fault diagnosis examples of mechanic scan radar. Finally, the system workflow and the realization of the BIT system are described. With the help of logic programs, the intelligent BIT system can take full advantage of radar experts' rich experience, which makes the system itself achieve expert level and possess high reliability and automation capabilities.
出处 《现代雷达》 CSCD 北大核心 2014年第12期21-25,共5页 Modern Radar
关键词 智能BIT 机扫雷达 逻辑程序 知识表示 推理 intelligent BIT mechanic scan radar logic program knowledge representation reasoning
  • 相关文献

参考文献6

  • 1黄运来,梁玉英,张芳.智能BIT故障诊断技术研究与实现[J].火力与指挥控制,2011,36(2):174-176. 被引量:11
  • 2徐永成,温熙森,刘冠军,易晓山,徐建良.智能BIT概念与内涵探讨[J].计算机工程与应用,2001,37(14):29-32. 被引量:13
  • 3Gelfond M, Lifschitz V. Classical negation in logic programs and disjunctive databases[ J]. New Generation Computing, 1991(9) : 365-386.
  • 4Przymusinski T C. Stable semantics for disjunctive programs [ J]. New Generation Computing, 1991(9) : 401-424.
  • 5Leone N, Pfeifer G, Faber W, et al. The DLV system for knowledge representation and reasoning [ J ]. ACM Transac- tions on Computational Logic ,2006,7 ( 3 ) :499-562.
  • 6徐钧.机扫雷达BIT系统解决方案[J].现代雷达,2006,28(7):30-32. 被引量:1

二级参考文献16

  • 1张宏伟,李志强,都学新.火控雷达BIT设计研究[J].现代雷达,2001,23(4):31-33. 被引量:2
  • 2倪嘉骊.机内测试系统模块化的分析与设计[J].现代雷达,1996,18(6):73-78. 被引量:5
  • 3[4]James Engle,Charles Owen et al.Implementation of Expert System/AI Technology for Reducing Ground Test in Present and Future Launch Systems[M].AIAA-91-0655,1991:1~10
  • 4[5]Dale W Richards. SMART BIT:An AI Approach to Better SystemsLevel Built-in Test[C].1987 Proc.of Annual Reliability and Maintainability Symposium, 1987:31~34
  • 5[6]F Aylstock et al.Neural Network False Alarm Filter[R].ADA293097,RADC, 1995
  • 6[7]Monahos,Baluta,Kelly et al. Computer-Aided Design for Built-InTest(CADBIT)[R].RADC-TR-89-209,1989:1~164
  • 7[8]Davis, Michael, Kwan, Sonny et al. CADBIT II: Computer-Aided Design for Built-In-Test[R].RL-TR-93-117,1993:1~79
  • 8[9]John Zbytniewski,Ken Anderson. SMART BIT-2:Adding Intelligence to Built-in Test[C].1989 Proc.of NAEC,1989:2035~2042
  • 9Anthony C A design guide for BIT[R].AD/A 069,USA,1979.
  • 10朱万年.智能化机内测试验证系统的设计与实现[J].航空电子技术,1998,29(4):35-42. 被引量:12

共引文献22

同被引文献28

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部