期刊文献+

SOPC型芯片的侧信道安全性分析

Side- Channel Security Analysis of SOPC Chip
原文传递
导出
摘要 侧信道分析方法已成为不同类型密码芯片的主要威胁,现有国际上及国内针对侧信道分析提出的测试平台主要基于智能卡和FPGA芯片两种,且这些测试平台只针对某种特定芯片进行安全性测试。面对软件、硬件及软硬件协同的密码芯片设计,文中提出一种基于SOPC芯片的侧信道测试平台,可以同时在一块芯片上模拟以上三种类型的密码芯片设计,极大降低了测试成本。同时,文中针对AES加密算法,对软件、硬件及软硬件协同设计下的密码实现安全性进行较详细分析,其分析结果对密码芯片设计者是一个有力的辅助。 Side-channel security analysis now becomes the major threat of different cipher chips. The exist testing platform of side-channel analysis at home and abroad is mainly based on the smart card and FPGA chip, and this platform merely evaluates the security of certain chips. Duo to that no test platform could e- valuate the software, hardware and software and hardware co-designed cipher chip, the side-channel test platform based on SOPC chip is proposed, and the proposed platform could simulate the design of above three different cipher chips at the same time on a chip, and thus greatly reduce the testing cost. Moreover, aiming at AES eneryption algorithm, this paper analyzes in detail the security of these three different imple- mentations, and the analysis result is beneficial to cipher-chip designers.
出处 《通信技术》 2014年第12期1445-1450,共6页 Communications Technology
基金 北京市科技计划(No.Z111104062210001) 国家自然科学基金(No.61472292 No.61202386)~~
关键词 侧信道分析 SOPC芯片 密码芯片 side-channel analysis SOPC chip cipher chip
  • 相关文献

参考文献12

  • 1熊光泽,詹瑾瑜.嵌入式系统软/硬件协同设计技术综述[J].计算机应用,2006,26(4):757-760. 被引量:25
  • 2王松,陈曼,韩炼冰,段俊红,刘鸿博.FPGA上抗侧信道攻击的密码算法实现[J].通信技术,2014,47(9):1100-1103. 被引量:2
  • 3National Institute of Standards and Technology.FIPS PUB 140-3,Security Requirements for Cryptographic Modules[S].USA:NIST,2014:39-40.
  • 4Ravi S,Raghunathan A,Kocher P,et al.Security in Embedded Systems:Design Challenges[J].ACM Transactions on Embedded Computing Systems(TECS),2004,3(3):461-491.
  • 5张焕国,王张宜.密码学引论[M].武汉:武汉大学出版社,2009.
  • 6Kocher P,Jaffe J,Jun B.Differential power analysis[C]//Advances in Cryptology-CRYPTO'99.Berlin Heidelberg:Springer,1999:388-397.
  • 7Brier E,Clavier C,Olivier F.Correlation Power Analysis with a Leakage Model[M].Cryptographic Hardware and Embedded Systems-CHES 2004.Berlin Heidelberg:Springer,2004:16-29.
  • 8Agrawal D,Archambeault B,Rao J R,et al.The EM side-channel(s)[M].Cryptographic Hardware and Embedded Systems-CHES 2002.Berlin Heidelberg:Springer,2003:29-45.
  • 9Mac6 F,Standaert F X,Quisquater J J.Information Tlieo-retic Evaluation of Side-Channel Resistant Logic Styles[M].Berlin Heidelberg:Springer,2007:427-442.
  • 10Regazzoni F,Cevrero A,Standaert F X,et al.A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions[M].Cryptographic Hardware and Embedded Systems-CIiES 2009.Berlin Heidelberg:Springer,2009:205-219.

二级参考文献44

  • 1蒋屹新,林闯,曲扬,尹浩.基于Petri网的模型检测研究[J].软件学报,2004,15(9):1265-1276. 被引量:20
  • 2陈光禹 潘中良.可测试性设计技术[M].北京:电子工业出版社,1997..
  • 3CLARKE EM,GRUMBERG O,PELED D.Model Checking[M].MIT Press,1999.
  • 4GRAF S,SAIDI H.Construction of Abstraction State Graphs with PVS[A].Proceedings of the CAV'97[C].1997.72-83.
  • 5CORTES LA,ELES P,PENG Z.Formal Coverification of Embedded Systems Using Model Checking[A].Proceedings of the 26th Euromicro Conference[C].2000.106-113.
  • 6CORTES LA,ELES P,PENG Z.Verification of Embedded Systems Using Petri Net Based Representation[A].Proceedings of the 13th International Symposium on System Synthesis[C].2000.149-155.
  • 7ALUR R,HENZINGER TA,HO PH.Automatic Symbolic Verification of Embedded Systems[J].IEEE Transactions on Software Engineering,1996,22(3):181-201.
  • 8HASSE J.Design Methodology for IP Providers[A].Proceedings 1999 Design,Automation and Test in Europe(DATE 1999)[C].Washington DC:IEEE Computer Society,1999.728-732.
  • 9ZORIAN Y,MARINISSEN EJ,DEY S.Testing Embedded-Core Based System Chips[J].Computer,1999,32(6):130-143.
  • 10CHENG KT,DEY S,RODGERS M,et al.Test Challenges for Deep Sub-Micron Technologies[A].Proceedings of 37th Design Automation Conference[C].ACM Press,2000.142-149.

共引文献29

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部