期刊文献+

AVS编码器帧内预测模块

Intra Prediction in AVS Video Encoding
下载PDF
导出
摘要 通过对AVS(Audio and Video Standard,音视频编码标准)标准中帧内预测算法的分析,提出了一种新的适用于AVS编码器帧内预测模块的优化设计方案.设计中使用两维滤波单元,简化了参考数据选择机制;使用设计的基本预测单元PE(Primary Element)构造运算单元阵列对当前块进行并行处理,提高了预测速度;设计了脉动阵列用于实现复杂色度Plane模式的预测.基于Verilog HDL语言在FPGA上实现该设计并在Model Sim上进行仿真,结果表明,本设计提高了编码效率以及降低硬件资源的消耗,并满足实时编码高清视频的要求. Through the analysis of the Audio and Video Standard intra prediction algorithm, a new optimization design method is put forward to the AVS encoder intra prediction module. Two dimensional filtering units were used in the design simplifying the reference data selection mechanism. Using the prediction unit array constructed by the basic unit PE improves the prediction speed. Design of systolic arrays is used to predict complex color Plane mode. The design based on the Verilog Hardware Design Language(HDL)is realized on FPGA and simulated in ModelSim. The results show that this design improves the coding efficiency and reduces the consumption of hardware resources and meet the requirements of real-time encoding of high-definition video.
出处 《计算机系统应用》 2015年第1期191-194,共4页 Computer Systems & Applications
关键词 AVS标准 视频编码 帧内预测 并行处理 AVS standard video coding intra prediction parallel processing
  • 相关文献

参考文献7

二级参考文献22

  • 1刘凌志,路奇,戎蒙恬,郑世宝.一种并行结构的H.264帧内预测器[J].上海交通大学学报,2006,40(1):54-58. 被引量:9
  • 2高文,王强,马思伟.AVS数字音视频编解码标准[J].中兴通讯技术,2006,12(3):6-9. 被引量:23
  • 3王争,刘佩林.AVS帧内预测算法及其解码器的硬件实现[J].计算机工程与应用,2006,42(19):80-83. 被引量:15
  • 4申青平,王毅,刘东华.一种用于AVS-M帧内的快速预测模式判断算法[J].计算机应用,2007,27(3):743-745. 被引量:3
  • 5信息技术先进音视频编码第2部分:国家标准化管理委员会高新技术部.GB/T20090.2-2006,信息技术先进音视频编码第2部分[S].北京:中国标准化出版社,2006.
  • 6Ke Zhang,Lu Yu.An area-efficient VLSI architecture for AVS intra frame encoder[C].Visual Communications and Image Processing 6508,2007:50822-50822.
  • 7Huang Yu-Wen, Hsieh Bing-Yu, Chen Tung-Chien, et al. Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder[J].IEEE Trans Circuits Syst Video Technol,2005,15(3):378-401.
  • 8Huang Yu-Wen, Hsieh Bing-Yu, Chen Tung-Chien, et al. Hardware architecture design for H.264/AVC intra frame coder[C]. International Symposium on Circuits and System, 2004: 269- 272.
  • 9Kao Yu-Chien,Kuo Huang-Chih,Lin Yin-Tzu, et al.A high-performance VLSI architecture for intra prediction and mode decision in H.264/AVC video encoding[C].Asia Pacific Conference on Circuits and Systems,2006:562-565.
  • 10Wang T C,Huang Y W, Fang H C,et al. Performance analysis of hardware oriented algorithm modifications in H.264[C]. Hong Kong: Proc IEEE Int'l Conf Acoustics, Speech, and Signal Processing, 2003:493-496.

共引文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部