具有四种可重新设定均衡方案的CMOS高速背板发射机

A CMOS High-Speed Backplane Transmitter with 4 Reconfigurable Equalization Schemes

介绍了一种带有可重构的波特率有限冲激响应型均衡器的高速背板发射机电路.均衡器可以根据需要设置为基于脉冲幅度调制编码的数据中心优化型二电平均衡器和四电平均衡器、边沿优化型均衡器和双二进制均衡器,以及两倍速过采样均衡器.给出了均衡器设计与优化的步骤和公式,并利用90nm CMOS工艺制作了测试芯片.在40in背板上数据率为每秒10 Gbps的实验结果较好地符合了理论分析和设计目标.当电源电压为1.2V时,发射机功耗为70.3m W,能驱动50Ω的背板,输出电平峰峰值为500m V.

This paper presents a high-speed backplane transmitter with an equalizer that can be reconfigured to baud rate finite-impulse-response（ FIR） data center 2-level pulse amplitude modulated（ 2-PAM） and 4-level pulse amplitude modulated（ 4-PAM）equalizer,edge equalizer,and duobinary equalizer. Equations to optimize the equalizer design are introduced. A test chip has been designed in 90 nm CMOS. Experimental results on a 40 in backplane at 10 gigabits-per-second（ Gbps） match the theoretical analysis. The transmitter consumes 70. 3mW of power from a 1. 2V supply while driving 500mV peak to peak voltage.