期刊文献+

一种用于卫星导航接收机的上电复位电路 被引量:1

Power-on-reset Circuit for Global Navigation Satellite System Receiver
下载PDF
导出
摘要 利用工作在亚阈值区的带隙基准源和比较器电路提供高精度的比较基准,利用电流可控制的环形振荡器和可编程数字计数电路提供低静态功耗及可编程的上电延时时间,提出了一种适用于卫星导航接收机的高精度上电复位及电源监控电路。采用SMIC 0.18μm CMOS工艺流片验证,测试表明,电路在3.3V电源电压条件下静态电流为10μA,上电复位延时时间为200~400ms,触发电平为3V±2%。 A high precision power on-reset and power supervision circuit is proposed. The ac curate threshold voltage is achieved by a bandgap reference based on subthreshold MOS amplifier and hysteresis comparator. The current controlled ring oscillator and digital counter could reduce the static power consumption and provide programmable reset time. The circuit is simulated and validated by SMIC 0.18 μm CMOS process. The circuit draws 10 μA current from a 3.3 V sup- ply, power on reset delay time is ranged from 200 to 400 millisecond, and the measured threshold voltage is 3 V±2% .
作者 舒望
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2014年第6期570-575,共6页 Research & Progress of SSE
基金 湖南省教育厅科学研究课题(13C1173)
关键词 带隙基准源 电源监控 上电复位 卫星导航接收机 bandgap reference power monitoring power-on-reset(POR) global navigationstatellite system(GNSS) receiver
  • 相关文献

参考文献10

  • 1Takeo Yasuda,Masaaki Yamamoto,Takafumi Nishi.A Power-on reset pulse generator for low voltage applications[C].IEEE ISCAS Sydney NSW:2001,4:599-601.
  • 2Chen Kuo-Hsing,Lo Yu-Lung.A fast-lock dll with power-on reset circuit[C].IEEE,ISCAS,Sydney,2004,87(9):2210-2220.
  • 3Giustolisi G,Palumbo.A low voltage low power voltage reference based on subthreshold MOSFETs[J].IEEE JSSC,2003,38(1):151-154.
  • 4Ka Nang Leung.A CMOS voltage reference based on weightedΔVGS for CMOS low-dropout linear regulators[J].IEEE JSSC,2003,38(1):146-150.
  • 5Yannis P.TSIVIDIS,accurate analysis of temperature effects in IC-VBE characteristics with application to bandgap reference sources[J].IEEE JSSC,1980,15(6):1076-1084.
  • 6Rasoul Dehghani,Atarodi S M.A new low voltage precision CMOS current reference with no external components[J].IEEE Trans on Circuits and Systems,2003,50(12):928-932.
  • 7Behzad Razavi.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003.
  • 8Philip E Allen.CMOS模拟集成电路设计[M].二版北京:电子工业出版社,2011,150-200.
  • 9张俊安,陈良,杨毓军,张瑞涛,王友华,余金山.一种基于0.18μm CMOS工艺的上电复位电路[J].微电子学,2012,42(2):238-241. 被引量:5
  • 10彭伟娣,张文杰,谢亮,金湘亮.一种嵌入式上电复位电路的设计与芯片实现[J].固体电子学研究与进展,2013,33(2):179-182. 被引量:3

二级参考文献11

  • 1高明伦,张红莉,徐诺.一种基于比较器的新型片内上电复位电路的实现[J].中国集成电路,2004,13(8):31-35. 被引量:7
  • 2YASUDA T R,YAMAMOTO M,NISHI T.A power-on reset pulse generator for low voltage application[C]//IEEE Int Symp Circ and Syst.Sydney,NSW,Australia.2001,4:599-601.
  • 3YASUDA T,YAMAMOTO M.An on-chip power-onreset circuit for low voltage technology[J].IEICETrans Fundam,2002,85(2):734-743.
  • 4CHEN K-H,LO Y-L.A fast-lock DLL with power-on reset circuit[C]//Proc Int Symp Circ Syst.2004,4:357-360.
  • 5YEN W C,CHEN H W,LIN Y T.A precision CMOSpower-on-reset circuit with power noise immunity for low-voltage technology[J].IEICE Trans Elec,2004,E87-C(5):778-784.
  • 6KHAN Q A,SIDDHARTHA G K.A sequence inde-pendent power-on-reset circuit for multi-voltage sys-tems[C]//Proc 2006IEEE Int Symp Circ and Syst.Island of Kos,Greece.2006:1271-1274.
  • 7Sualt U A. A nanowatt cascadable delay element for compact power-on-reset(POR) eireuits[C]. IEEE Int Midwest Symp Cire and Syst Cancun, Mexico, 2009: 62-65.
  • 8朱正泳.半导体集成电路[M].北京:清华大学出版社,2001.
  • 9毕查德·拉扎维.模拟CMOS集成电路的设计[M].西安:西安交通大学出版社,2003.
  • 10Andrea Boni T. Op-amps and startup circuits for CMOS bandgap references with Near 1 V supply[J]. IEEE Journal of Solid-state Circuits, 2002,37 (20) : 1330-1343.

共引文献16

同被引文献12

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部