期刊文献+

一种新的SPICE BSIM3v3 HCI可靠性模型的建立及参数优化 被引量:1

A New SPICE BSIM3v3 HCI Reliability Model of MOSFET and Parameter Optimization
下载PDF
导出
摘要 研究中提出了用于描述HCI(热载流子注入)效应的MOSFET可靠性模型及其建模方法,在原BSIM3模型源代码中针对7个主要参数,增加了其时间调制因子,优化并拟合其与HCI加压时间(Stress time)的关系式,以宽长比为10μm/0.5μm5 V的MOSFET为研究对象,在开放的SPICE和BSIM3源代码对模型库文件进行修改,实现了该可靠性模型。实验表明,该模型的测量曲线与参数提取后的I-V仿真曲线十分吻合,因而适用于预测标准工艺MOS器件在一定工作电压及时间下性能参数的变化,进而评估标准工艺器件的寿命。 An innovative modeling method is presented for describing BSIM3v3 SPICE reliability model of MOSFET due to hot carrier injection. Seven main parameters associated with HCI are optimized in Original BSIM3v3 source code,and increased their relevant time modulating coefficient which can be acquired seven equations. In this work,5 V operating voltage n MOSFET with 10 μm gate length and 0. 5 μm gate width is prepared. The I-V simulation curve after parameters extraction fit the measured results very well,so an accurate new model of MOSFETs reliability model is achieved. Using the BSIM3v3 SPICE reliability model,the typical Idsat,Vth,Idlin,Gmaxdegradation as a function of stress time is plotted( achieved) and the lifetime of MOSFETs can be evaluated.
出处 《电子器件》 CAS 北大核心 2014年第6期1049-1053,共5页 Chinese Journal of Electron Devices
关键词 SPICE模型 BSIM3v3模型 热载流子注入(HCI) 可靠性 参数 MOSFET HCI reliability SPICE model BSIM3v3 model
  • 相关文献

参考文献12

  • 1Hu Chengming, Senior Member. Hot-Electron-Induced MOSFET Degradation-Model, Monitor, and Improvement [ J ]. IEEE Transac- tions on Electron Device, 1985 ,ED-32(2).
  • 2Norio Koike, Kenichiro Tatsuuma. A Drain Avalanche Hot Carrier Lifetime Model for n-and p-Channel MOSFETs [ J ]. IEEE Transac- tions on Device and Materials Reliability ,2004,4( 3 ) : 1146-1148.
  • 3Li Xiaojun,Qin Jin,Joseph B Bemstein,et al. A New SPICE Reli- ability Simulation Method for Deep Sub micrometer CMOS VLSI Circuits [ J ]. IEEE Transactions on Device and Materials Reliability,2006,6(2) : 1249-1251.
  • 4Ren Z,Hu S J,Shi Y L,et al. Optimization of BSIM3 I-V Model for Double Diffused Drain HVMOSFET [ C ]//Sth Int Conf Solid- State Integr-Circuit Technol. (ICSICT) ,2006:1349-1351.
  • 5Xu Jiayi, Shi Yanling. An Optimized Scalable BSIM Macro Model for HVDouble-Diffused Drain MOSFET I- V Characteristics [ J ]. IEEE Transactions on Power Electronics, 2008,23 (2) : 1049-1051.
  • 6Nam Hwang,Leonard Forbes. Hot-Carrier Induced Series Resistance Enhancement Model (HISREM) of nMOSFET' S for Circuit Simulation and Reliability Projections I J 1. Micro Electron Reliab, 2012,35(2) :225-239.
  • 7Liu Zhihong, Zhang Weiquan, Mu Fuchen. Build-in Reliability Analysis for Circuit Design in the Nanometer Technology Era [ J ].IEEE International Conference on Integrated Circuit Design and Technology, 2004: 2219- 2221.
  • 8Liao P J, Chia Lin Chen, Young J W. A New on-State Drain-Bias TDDB Lifetime Model and HCI Effect on Drain-Bias TDDB of Ultra Thin OXIDE [ C ]//IEEE CFP08RPS-CDR 46th Annual Interna- tional Reliability Physics Symposium,Phoenix,2008:849-851.
  • 9Luo Yuhao, et al. Mechanism and Modeling of PMOS NBTI Degra- dation with Drain Bias[ J ]. IEEE Proc. IRPS, 2007 : 264.
  • 10Nigam T, Parameshwaran B, Krause G. Accurate Product Lifetime Predictions Based on Device-Level Measurements, Physics Symposi- um, Montreal [ C ]//IEEE CFP09RPS-CDR 47th Annual International Reliability,2009:1119-1121.

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部