期刊文献+

AADL分级调度模型的分析与验证 被引量:7

Analysis and Verification of AADL Hierarchical Schedulers
下载PDF
导出
摘要 针对嵌入式系统体系结构分析设计语言(architecture analysis and design language,AADL)分级调度模型的分析问题,提出了基于模型检验的可调度性分析和验证方法.基于时间自动机理论,将AADL分级调度模型转换为时间自动机网络,将待验证性质描述为时序逻辑公式,通过模型检验工具对可调度性进行分析和验证.研究结果表明,使用模型检验方法来分析AADL分级调度模型的可调度性是可行的.相对其他方法而言,该方法利用了形式化方法的穷举性来分析系统的性质,分析结果更加精确. In the system based on a hierarchical scheduler, the processor is shared between several collaborative schedulers. Such schedulers are becoming more and more investigated and proposed in reallife applications. For example, the ARINC 653 international standard which defines programming interface for avionic real time operating systems provides such a kind of collaborative schedulers. This article focuses on the modeling and the schedulability analysis of hierarchical schedulers. We investigate the modeling of hierarchical schedulers with architecture analysis and design language (AADL). A model checking based method for analyzing the schedulability of AADL hierarchical schedulers is proposed. The AADL thread components and hierarchical schedulers are modeled as network of timed automatons. The schedulability is described as a set of temporal logic formulas. Then we use a model checker Uppaal to analyze and verify the schedulability of hierarchical schedulers. Our work shows that analyzing schedulability of AADL hierarchical schedulers by model checking is feasible. The method uses an exhaustive method to automate analyze the properties of a system by a model checker. Compared with related works, the proposed method produces more precise results.
出处 《计算机研究与发展》 EI CSCD 北大核心 2015年第1期167-176,共10页 Journal of Computer Research and Development
基金 国家"八六三"高技术研究发展计划基金项目(2011AA010102) 中国航空科学基金项目(20115553023)
关键词 复杂嵌入式实时系统 体系结构分析设计语言 UPPAAL 可调度性 模型检测 complex embedded real-time system architecture analysis and design language (AADL) UPPAAL schedulability analysis model checking
  • 相关文献

参考文献25

  • 1Feiler P H,Lewis B A,Vestal S.The SAE architectureanalysis design language(AADL)a standard forengineering performance critical systems[C]//Proc of the 1st IEEE Int Conf on Control Applications.Piscataway,NJ:IEEE,2006:1206-1211.
  • 2杨志斌,皮磊,胡凯,顾宗华,马殿富.复杂嵌入式实时系统体系结构设计与分析语言:AADL[J].软件学报,2010,21(5):899-915. 被引量:75
  • 3Kay J,Lauder P.A fair share scheduler[J].Communicationsof the ACM,1988,31(1):44-45.
  • 4Lawall J L,Muller G,Duchesne H.Language design forimplementing process scheduling hierarchies[C]//Proc of the14th ACM SIGPLAN Symp on Partial Evaluation and Semantics-based Program Manipulation.New York:ACM,2004:80-90.
  • 5Regehr J,Stankovic J A.HLS:A framework for composingsoft real-time schedulers[C]//Proc of the 22nd IEEE Int Real-Time Systems Symp,Piscataway,NJ:IEEE,2001:3-14.
  • 6Alur R,Dill D L.A theory of timed automata[J].Theoretical Computer Science,1994,126(2):183-235.
  • 7Behrmann G,David A,Larsen K G.A tutorial on uppaal[C]//Proc of the 17th Formal Methods for the Design of Real-time Systems.Berlin:Springer,2004:200-236.
  • 8Yovine S.KRONOS:A verification tool for real-timesystems[J].Int Journal on Software Tools for Technology Transfer,1997,1(1):123-133.
  • 9Open source AADL tool environment(OSATE).[2013-03-20].http://www.aadl.info/addl/currentsite/tool/osate.html.
  • 10Baier C,Katoen J P.Principles of Model Checking[M].Cambridge:MIT Press,2008.

二级参考文献104

  • 1SUDHANWA K, JAMIE W, HASSAN R. Comparing the specifi- cation of a near-real time commanding system using statecharts and AADL[ C]// Proceedings of the Forth International Conference on Information Technology: New Generations. Washington, DC: IEEE Computer Society, 2007:355 -360.
  • 2BEHRMANN G, LARSEN KIM G, MOLLER O, et al. UPPAAL - Present and furure[ C]// Proceedings of the 40th IEEE conference on Decision and Control. Washington, DC: IEEE Computer Society, 2001 : 2881 - 2886.
  • 3FELLER P H, LEWIS B A, VESTAL S. The SAE Architecture Analysis and Design Language (AADL) a standard for engineering performance critical systems[ C]// Proceedings of the 2006 IEEE international Symposium on Computer-Aided Control Systems Design. Washington, DC: IEEE Computer Society, 2006: 1206- 1211.
  • 4SELIC B. The pragmatics of model-driven development[ J]. IEEE Software, 2003, 20( 5 ) : 19 - 25.
  • 5SOKOLSKY O, LEE 1, CLARKE D, Schedulability analysis of AADL models[ C]// Proceedings of 20th International Symposium on Parallel and Distributed Processing. Washington, DC: IEEE Computer Society, 2006: 8.
  • 6SAE - AS5506/1. SAE Architecture Analysis and Design Language (AADL) Annex vol. 1, Annex E: Error Model Annex[ S]. Warrendale, PA, USA: International Society of Automotive Engineers, 2006.
  • 7SINGHOFF F, LEGRAND J, NANA L. Scheduling and memory requirements analysis with AADL[ C]// Proceedings of the 2005 Annum ACM SIGAda International Conference on Ada. New York, NY, USA : ACM, 2005:1 - 10.
  • 8BUTTAZZO G C. Hard real-time computing systems: Predictable scheduling algorithms and applications[ M]. Nonwell, MA, USA: Kluwer Academic Publishers, 1997.
  • 9BREMOND-GREGOIRE P, CHOI J Y, CLARKE D, et al. A process algebraic approach to the schedulability analysisof real-time systems[ M]. Norwell, MA, USA: Kluwer Academic Publishers, 1998.
  • 10User Guide Furness Toolset vl. 6[ EB/OL]. [ 2008 - 11 - 20]. http://www, furnesstoolset, com/files/Furness% 20Toolset% 20User % 20Guide. pdf.

共引文献79

同被引文献34

引证文献7

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部