期刊文献+

应用于30GHz锁相环的高性能电荷泵设计 被引量:1

Design of High Performance Charge Pump for 30GHz Phase Locked Loop
下载PDF
导出
摘要 基于IBM 0.13μm CMOS工艺,设计了一款应用于30GHz低杂散锁相环的电荷泵电路。该电荷泵采用带隙基准为电流源和运算放大器提供偏置,采用复制支路和比较器实现上下电流源的静态匹配,将输入输出轨对轨运算放大器接成单位增益缓冲器来避免电荷共享效应,通过加入互补开关管来减小时钟馈通和电荷注入效应。后仿真结果表明,在电源电压为2.5V,电荷泵电流为200μA,调谐范围为0.5~2V时,充放电电流的最大静态失配小于0.1%;在750kHz环路带宽下,计算得到锁相环参考杂散小于-72dBc,满足IEEE 802.15.3c标准对60GHz本振信号杂散的要求。 A charge pump used in 30 GHz low spurs phase locked loop (PLI.) was designed based on the IBM 0. 13 μm CMOS process. A bandgap was used to bias the charge pump current sources and operational amplifier. A replica branch and a comparator were employed to match the charging and discharging currents. A unity gain buffer which was implemented by a rail-to-rail operational amplifier was used to avoid charge sharing. The effects of clock feed through and charge injection were reduced by adding the complementary switching transistors. The post simulation results showed that the maximum quiescent current mismatch was less than 0. 1 ~ while the tuning voltage was ranged from 0.5 V to 2 V, and the charge pump current was 200 /~A from 2.5 V power supply. The calculated reference spurs of the PLL was less than 72 dBc while the closed loop bandwidth was 750 kHz, meeting the IEEE 802.15.3c standard requirements of spurs for the LO signal of 60 GHz.
出处 《微电子学》 CAS CSCD 北大核心 2014年第6期718-721,726,共5页 Microelectronics
基金 上海市科技创新行动计划(13511500702) 复旦大学专用集成电路与系统国家重点实验室开放课题(10KF013) 中国科学院上海微系统所无线传感器网络与通信重点实验室开放课题
关键词 电荷泵 30GHz锁相环 电流失配 参考杂散 Charge pump 30 GHz PLL Current mismateh Reference spur
  • 相关文献

参考文献7

  • 1MARCU C,CHOWDHURY D. A 90 nm CMOS low-power 60 GHz transceiver with integrated basebandcircuitry [J], IEEE J Sol Sta Circ, 2009, 44 ( 12):3434-3447.
  • 2MOMENI O, AFSHARI E. High power terahertz andmillimeter-wave oscillator design: a systematicapproach [J]. IEEE J Sol Sta Circ, 2011,46(3) ; 583-597.
  • 3DOAN C H, EMAMI S. Millimeter-wave CMOSdesign [J]. IEEE J Sol Sta Circ, 2005,40(1): 144-155.
  • 4CHEEMA H M, MAHMOUDI R, VANROERMUND A H M. 60-GHz CMOS phase-lockedloops [M]. Berlin: Springer, 2010.
  • 5RAZAVIB.射频微电子[M].第二版.北京:电子工业出版社,2012:53-54.
  • 6RHEE W. Design of high-performance CMOS chargepumps in phase-locked loops [C] // IEEE Int SympCirc Syst. 1999,2: 545-548.
  • 7MUER B D, STEYAERT M. CMOS fractional-Nsynthesizers [M]. New York: Springer-Verlag, 2003.

共引文献2

同被引文献3

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部