期刊文献+

一种新颖的R-2R电阻网络 被引量:2

A New R-2R Resistor Network
下载PDF
导出
摘要 设计了一种新颖的"5+7"分段式结构的R-2R电阻网络。与典型12位R-2R电阻型D/A转换器相比,采用该电阻网络的12位D/A转换器所需并联的MOS开关管数量大为减少,约为前者的1/8,提高了MOS开关管的匹配性。基于2μm SOI CMOS工艺,采用该R-2R电阻网络结构设计了一款±15V电压供电、双基准、12位四通道的D/A转换器,修调后,该D/A转换器DNL和INL典型值分别为0.15LSB和0.27LSB。 A new “5+7” segmented R-2R resistor network was designed. Compared with the traditional 12-bit D/A converter with a typical R-gR resistor network, the new 12-bit D/A converter with the proposed resistor network needed far less paralleled MOS switches, the required number was about eighth of the former. So the matching of these MOS switches was improved. Based on a 2 lLm SOI CMOS process and the new R-2R resistor network, a 12-bit four-channel D/A converter was designed with ± 15 V power supply and dual reference voltage. After error corrected, the DNL and INL typical values of the D/A converter were 0. 15 LSB and 0. 27 LSB respectively.
作者 李娅 万辉
出处 《微电子学》 CAS CSCD 北大核心 2014年第6期727-730,736,共5页 Microelectronics
关键词 R-2R电阻网络 分段式结构 R-2R resistor network Segmented architecture
  • 相关文献

参考文献6

  • 1SEC) D. A heterogeneous 16-bit DAC using a replicacompensation [J]. IEEE Trans Circ Syst 1: Reg Pap,2008,55(6) : 1455-1463.
  • 2CHAN K L, ZHU J Y,GAUON I.八 150 MS/s 14-bit segmented DEM DAC with greater than 83 dB ofSFDR across the Nyquist band [C] // IEEE SympVLSI Circ. Kyoto, Japan. 2007 : 200-201.
  • 3LIANG S Q,GAC) M L, YIN Y S,et al. A 14-bit320 MSPS segmented current-steering D/A converterfor high-speed applications [C] // 4dl IEEE Int SympElec Des Test Appl. 2008 : 111-114.
  • 4张俊安,李勇,张加斌,高煜寒,黄兴发.一种带双极性基准的双R-2R电阻网络结构[J].微电子学,2007,37(3):345-348. 被引量:3
  • 5马烨,李斌.一种高精度低成本10位D/A转换器的设计与实现[J].微电子学,2011,41(2):189-193. 被引量:3
  • 6RAZAVI B.模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,等译.西安:西安交通大学出版社,2003:309-329.

二级参考文献9

  • 1WANG L, FUKATSU Y, WATANABE K. A CMOS R-2R ladder digital-to-analog converter and its characterization [C] // IEEE Instr and Measur Technol Cord. Budapest, Hungary. 2001: 1026-1031.
  • 2KENNEDY M P. On the robustness of R-2R ladder DAC's [J]. IEEE Trans Circ and Syst I: Fundam Theo and Appl, 2000, 47(2).- 109-116.
  • 3GUSTAVSSON M, WIKNER J J, TAN N N. CMOS Data Converters for Communication [M]. Boston: Kluwer Academic Publishers, 2000:95-96.
  • 4DEVEUGELE J. A 10-bit 250-MS/s binary-weighted current-steering DAC [J]. IEEE J Sol-Sta Circ, 2006, 41(2) : 320-329.
  • 5CONG Y H. Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays [J]. IEEE Trans Circ and Syst II: Ana and Dig Sign Proc, 2000, 47(7): 585-595.
  • 6PELGROM M J M, TUINHOUT H P, VERTREGT M, et al. Transistor matching in analog CMOS applications [C]///Int Elec Dev Meet. San Francisco, CA, USA. 1998: 915-918.
  • 7SEO D. A heterogeneous 16-bit DAC using a replica compensation[J].IEEE Trans Circ and Syst I: Regular Papers, 2008, 55(6): 1455-1463.
  • 8RazaviB.模拟CMOS集成电路设计[M].西安: 西安交通大学出版社,2003..
  • 9Johns D,Martin K.模拟集成电路设计[M].曾朝阳(译).北京:机械工业出版社,2005.

共引文献41

同被引文献11

引证文献2

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部