期刊文献+

基于数据驱动动态逻辑电路的桶形移位器设计

Design of a Barrel Shifter with Data-Driven Dynamic Logic Circuit
下载PDF
导出
摘要 介绍了一种新型数据驱动的动态逻辑电路。该电路去除了时钟信号,利用适当的输入数据来保持电路正确的逻辑操作。基于数字驱动的动态逻辑电路,设计了一种新型低功耗、高性能的8位桶形移位器。仿真结果表明,在相同的工作频率下,与基于传统动态逻辑电路的8位桶形移位器相比,新型8位桶形移位器的版图面积减少了40%,速度提高了17%,功耗-延迟积减少了14%。 A new type of dynamic logic circuit with data-driven dynamic logic circuit was introduced. In the circuit, the clock input was eliminated, and correct logic operation was maintained by appropriate use of input data values as pre-charge signal. Utilizing the data-driven dynamic logic circuit, a low power and high performance 8-bit barrel shifter was designed. Simulation results showed that the layout area of the new 8-bit barrel shifter was reduced by 40%, the circuit speed was improved by 17%, and the power-delay product was decreased by 14% as compared to the 8-bit barrel shifter based on conventional dynamic logic circuit under similar working frequency.
出处 《微电子学》 CAS CSCD 北大核心 2014年第6期775-779,共5页 Microelectronics
基金 国家自然科学基金资助项目(61204040 60976028) 教育部博士点基金资助项目(20121103120018) 北京市自然科学基金资助项目(123092) 北京市教育委员会科技计划面上资助项目(JC002999201301)
关键词 数据驱动的动态逻辑电路 动态逻辑电路 低功耗 Data-driven dynamic logic circuit Dynamic logic circuit Low power consumption
  • 相关文献

参考文献8

  • 1汪金辉,宫娜,耿淑琴,侯立刚,吴武臣,董利民.45nm低功耗、高性能Zipper CMOS多米诺全加器设计[J].电子学报,2009,37(2):266-271. 被引量:9
  • 2汪金辉,宫娜,冯守博,段丽莹,侯立刚,吴武臣,董利民.亚65nm工艺新型p结构多米诺与门设计[J].Journal of Semiconductors,2007,28(11):1818-1823. 被引量:3
  • 3HSU S,KRISHNAMURTHY R. Multiple supplyvoltage zipper CMOS logic family with low activeleakage power dissipation [P]. United States Patent :6693461. 2004.
  • 4ABDOLLAHIA,FALLAH F, PEDRAM M,Leakage current reduction in CMOS VLSI circuits byinput vector control [J]. IEEE Trans Very Large ScaleIntegr Syst,2004,12(2) : 140-154.
  • 5汪金辉,宫娜,侯立刚,吴武臣,董利民.低功耗、高性能多米诺电路电荷自补偿技术[J].Journal of Semiconductors,2008,29(7):1412-1416. 被引量:2
  • 6CHIN P, ZUKOWSKI C A,GRISTEDE G D,et al.Characterization of logic circuit techniques andoptimization for high leakage CMOS technologies [J].VLSI J, 2005,38(3): 491-504.
  • 7PEREIRA R,SMITH K C,FAKHRAIE S M. A 16-bit barrel-shifter implemented in data-driven dynamiclogic (D3L) [J]. IEEE Trans Circ Syst,2006, 53(10): 2194-2201.
  • 8PEREIRA R,MICHELL J A, SOLANA J M. Fullypipelined TSPC barrel shifter for high-speedapplications [J]. IEEE J Sol Sta Circ, 1995 , 30(6):686-690.

二级参考文献45

  • 1郭宝增,宫娜,汪金辉.Designing Leakage-Tolerant and Noise-Immune Enhanced Low Power Wide OR Dominos in Sub-70nm CMOS Technologies[J].Journal of Semiconductors,2006,27(5):804-811. 被引量:2
  • 2Chin P, Zukowski C A, Gristede G D, et al. Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies[J]. The VLSI Journal, 2005,38 ( 3 ) : 491 - 504.
  • 3Kao J T, Chandrakasan P. Dual-threshold voltage techniques for low-power digital circuits[J].IEEE Journal of solid-state Circuits,2000,35(7) : 1009 - 1018.
  • 4Liu Z, Kursun V. Leakage Biased PMOS Sleep Switch Dynamic Circuits[ J]. IEEE transactions on Circuits and Systems. 2006,53(10) :1093 - 1097.
  • 5Khandelwal V, Srivastava A. Leakage control through free-grained placement and sizing of sleep transistors [ J ]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,28(7) : 1246 - 1255.
  • 6Yu Cao. Predictive Technology Model ( PTM ) [ J/OL ]. http://www. eas. asu. edu/-ptm.
  • 7Lee C M, Szeto E W. Zipper CMOS[J]. IEEE Circuits & Devices, 1986,2(3) : 10 - 13.
  • 8Lu F, Samueli H.A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell design[J].IEEE Journal of Solid-State Circuits, 1993,28 (2): 123 - 132.
  • 9Bohr M T. Nanolechnology goals and challenges for electronic applications[J].IEEEE Trans on Nanotechnology, 2002, 1 ( 1 ) : 56 - 62.
  • 10Guo B Z, Gong N,Wang J H. Designing Leakage-Tolerant and Noise-Immune Enhanced Low Power Wide OR Dominos in Sub-70nm CMOS Technologies[J].Chinese Journal of semiconductors, 2006,5 (5) : 804 - 811.

共引文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部