期刊文献+

一种6.25Gb/s模拟自适应均衡器的设计 被引量:1

Design of a 6.25Gb/s Analog Adaptive Equalizer
下载PDF
导出
摘要 采用标准0.18μm CMOS工艺,设计了一种速率达6.25Gb/s的自适应模拟均衡器。均衡滤波器单元采用一种改进的有源负反馈结构,增加了高频补偿带宽和补偿范围。自适应回路具有自适应检测功能,能够根据不同的信道损耗产生不同的控制电压,用于调整均衡滤波器,进行高频补偿。对于标准的FR-4印刷电路板,在4GHz处,该均衡器能够补偿高达16.97~24.87dB的轨线损耗,可以有效减小非理想信道引起的码间串扰,并降低误码率。仿真结果表明,电路工作正常,经过FR-4线畸变的6.25Gb/s伪随机信号通过均衡器后的峰峰值抖动小于0.3UI。 A 6.25 Gb/s analog adaptive equalizer was designed in a standard 0.18μm CMOS process. The filter cell employed an improved version of active negative feedback structure, so as to increase the bandwidth and range of high frequency boosting compensation. The adaptive control loop possessed the function of adaptive detection, which could generate different control voltages according to different channel loss, and then adiust the equalizing filter to realize the high frequency compensation. For a standard FR 4 PCB at 4 GHz, this equalizer was able to compensate the trace loss of 16.97~24.87 dB, so the ISI caused by the nonideal channels could be reduced, and then the BER could be decreased. Simulation results showed that the equalizer worked properly, and the peakpeak jitter of the 6.25 Gb/s PRBS data, distorted by a long FR 4 PCB trace, could be reduced to below 0.3 UI with the aid of the equalizer.
出处 《微电子学》 CAS CSCD 北大核心 2014年第6期808-812,共5页 Microelectronics
基金 国家自然科学基金资助项目(61076073) 中国博士后科学基金资助项目(2012M521126) 江苏省自然科学基金资助项目(BK20130878 BK2012435 BK20141431) 江苏省科技支撑计划-工业部分(BE2013130) 教育部博士点基金资助项目(20133223120005 20133223110003) 东南大学毫米波国家重点实验室开放基金资助项目(K201223) 南京邮电大学基金资助项目(NY211016 NY213146)
关键词 自适应控制回路 斜率检测 可变电容均衡滤波器 有源负反馈 码间串扰 Adaptive control loop Slope detection Varactor equalizing filter Active negative feedback~ ISI
  • 相关文献

参考文献14

  • 1HALL S H, HFXK H L.高级信号完整性技术[M],张徐亮,等,译.北京:电子工业出版社,2011:325-327.
  • 2LIU J, LIN X. Equalization in high-speedcommunication systems [J]. IEEE Circ Syst Mag,2004,4(2) : 4-17.
  • 3WONG Y L,COHEN M H, ABSHIRE P A. A 750MHz 6 b adaptive floating-gate quantizer in 0. 35CMOS [J]. IEEE Trans Circ Syst I: Regular Papers,2009, 56(7) : 1301-1312.
  • 4LEE J. A 20-Gb/s adaptive equalizer in 0. 13CMOS technology [J]. IEEE J Sol Sta Circ,2006 , 41(9): 2058-2066.
  • 5LU J H,LUC) C L, LIU S I. An adaptive 3. 125 Gbpscoaxial cable equalizer [C] // Int Symp VLSI Design,Automation Test, Hsinchu, Taiwan, China. 2006 :1-4.
  • 6LEE D,HAN J,HAN G,et al. 10 Gbit/s 0. 0065mm2 6 mW analogue adaptive equaliser utilisingnegative capacitance [J]. Elec Lett, 2009 , 45 ( 17).
  • 7CHEN W Z, HUANG S H, WU G W, ct al. A3. 125 Gbps CMOS fully integrated optical receiverwith adaptive analog equalizer [C] // IEEE Asian. SolSta Circ Conf. Jeju, Korea. 2007 : 396-399.
  • 8CHOI J S,HWANG M S, JEONG D K. A0. 18CMOS 3. 5 Gb/s continuous-time adaptive cableequalizer using enhanced low-frequency gain controlmethod [J]. IEEE J Sol Sta Circ. 2004,39( 3) : 419-425.
  • 9KAO T SC, CARUSONE A C. A 5 Gbps opticalreceiver with monolithically integrated photodetector in0. 18-jLtm CMOS [C] // Radio Frequency IntegratedCircuits Symposium. Boston, MA,USA. 2009 : 451-454.
  • 10LIU H. Analog equalizers for high-speed wire-linedata communications [D]. A dissertation for Ph. D.Dallas: The University of Texas, 2010.

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部