期刊文献+

SONOS存储器中隧穿氧化层淀积预清洗工艺研究

Study on the Pre-Cleaning Process of Tunnel Oxide Deposition of SONOS Memory
下载PDF
导出
摘要 介绍了当今业界流行的两种隧穿氧化层淀积预清洗工艺:改进的RCA预清洗工艺以及HF-last预清洗工艺。通过实验对比各自优缺点,分析差异产生的根本原因。相对于改进的RCA预清洗工艺,HF-last预清洗工艺使SONOS存储器阈值电压窗口增大约600mV。但可靠性测试结果表明,HF-last工艺会降低器件的耐烘烤和耐擦写循环能力。进一步的电荷泵对比实验结果表明,HF-last工艺引起的耐烘烤和耐擦写循环能力的降低,分别由Si-SiO2界面态增加和隧穿氧化层变薄引起。 Two kinds of current popular process of tunnel oxide pre-cleaning were introduced, which were improved RCA pre-cleaning process and HF last pre-cleaning process. By comparing their advantages and disadvantages, the fundamental reasons of the differences were analyzed. Compared with the improved RCA pre- cleaning process, the HF-last pre-eleaning process could increase the threshold voltage window of a SONOS memory about 600 mV. But the reliability test showed that, the HF-last technology would reduce the device's performance in baking and endurance test. The charge pump experiment showed that, in the HF-last process, performance loss in baking test was caused by inducing Si SiO2 interface states, while performance loss in endurance test was caused by tunnel oxide thinning.
出处 《微电子学》 CAS CSCD 北大核心 2014年第6期822-824,832,共4页 Microelectronics
基金 国家自然科学基金青年基金资助项目(61204038)
关键词 SONOS RCA HF-last 可靠性 界面态 SONOS RCA HF-last Reliability Interface state
  • 相关文献

参考文献10

  • 1JAEDL,SUNG H H,JUNG D C . Effects offloating-gate interference on NAND flash memory celloperation [J]. IEEE Elec Dev Lett, 2002, 28 ( 5):264-266.
  • 2WHITE M H,ADAMS D A, BU J K. On the gowith SONOS [J]. IEEE Circ Dev Magaz, 2000, 16(4): 22-31.
  • 3房少华,程秀兰.SONOS非挥发性存储器件的研究进展[J].电子器件,2007,30(4):1211-1215. 被引量:2
  • 4GU S H,HSU C. Numerical simulation of bottomoxide thickness effect on charge retention in SONOSflash memory cells [J]. IEEE Trans Elec Dev, 2007,54(1): 90-97.
  • 5MEURIS M, HEYNS M,MERTENS P, et al. Thecombined effect of silicon surface roughness and metalimpurity contamination on gate oxide integrity [C] //Proc 2nd Int Symp Clean Tech Semicond Dev ManufacElectrochem Society. New York, NY, USA. 1992,92(12): 145-161.
  • 6TAKAHAGI T, NAGAI I,ISHITANI A. Theformation of hydrogen passivated silicon single-crystalsurfaces using ultraviolet cleaning and HF etching [J].J Appl Phys, 1988, 64(7) : 3516-3521.
  • 7LAI K,HAO M Y . Effects of surface preparation onthe electrical and reliability properties of ultrathinthermal oxide [J]. IEEE Elec Dev Lett,1994,15(11); 446-448.
  • 8WANG Y, WHITE M, An analytical retention modelfor SONOS nonvolatile memory devices in the excesselectron state [J]. Int Scmicond Dev Resear Symp.2003: 156-157.
  • 9P A ULSENRE, WHITE M H. Theory andapplication of charge pumping for the characterizationof Si-Si()2 interface and near-interface oxide traps [J].IEEE Trans Elec Dev, 1994, 41(7); 1213-1216.
  • 10YIYL,SHENG F H, YAO W C. Profiling ofnitride-trap-energy distribution in SONOS flashmemory by using a variable-amplitude low-frequencycharge-pumping technique [J]. IEEE Elec Dev Lett,2007, 28(9): 828-830.

二级参考文献18

  • 1Yu Wang,White Marvin H.An Analytical Retention Model for SONOS Nonvolatile Memory Devices in the Excess Electron State[J].Solid-State Electronics,2005,49:97-107.
  • 2van Schaijk Rob,van Duuren Michiel,Wan Yuet Mei,et al.Oxide-Nitride-Oxide Layer Optimisation for Reliable Embedded SONOS Memories[J].Microelectronic Engineering,2004,72:395-398.
  • 3Bu Jiankang,White Marvin H.Improvement in Retention Reliability of SONOS Nonvolatile Memory Devices by Two-step High Temperature Deuterium Anneals[C]//Reliability Physics Symposium,2001.Proceedings.39th Annual.2001 IEEE International,2001:52-56.
  • 4Moon Kyung Kim,Chae S D,Chae H S,et al.Ultrashort SONOS Memories[J].Nanotechnology,IEEE Transactions on,2004,3(4):417-424.
  • 5Sung Suk-Kang,Park Il-Han,Lee Chang Ju,et al.Fabrication and Program/Erase Characteristics of 30 nm SONOS Nonvolatile Memory Devices[J].Nanotechnology,IEEE Transactions on,2003,2(4):258-264.
  • 6Ilan Bloom,Paolo Pavan,Boaz Eitan.NROMTM-a New Technology for Non-Volatile Memory Products[J].Solid-State Electronics,2002,46:1757-1763.
  • 7Yong Kyu Lee,Tae-Hun Kim,Sang Hoon Lee,et al.Twin-Bit Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Memory by Inverted Sidewall Patterning (TSM-ISP)[J].Nanotechnology,IEEE Transactions on,2003,2(4):246-252.
  • 8Yong Kyu Lee,Ki Whan Song,Jae Woong Hyun,et al.Twin SONOS Memory With 30 nm Storage Nodes Under a Merged Gate Fabricated With Inverted Sidewall and Damascene Process[J].Electron Device Letters,IEEE,2004,25(5):317-319.
  • 9Choi B Y,Park B G,Lee J D,et al.Reliable 2-bit /cell NVM Technology Using Twin SONOS Memory Transistor[J].Electronics Letters,2005,41(19):1086-1087.
  • 10Wu Kuo-Hong,Chien Hua-Ching,Chan Chih-Chiang,et al.SONOS Device with Tapered Bandgap Nitride Layer[J].IEEE Transactions on Electron Devices,2005,52(5):987-992.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部