期刊文献+

FIR滤波器的8路多相27子滤波器实现结构 被引量:4

Implementation Structure of 8-Channel Polyphase FIR Filter with 27 Subfilters
下载PDF
导出
摘要 高速FIR滤波器的8路多相直接分解实现结构的工作频率是单路串行实现结构的1/8,计算复杂度是单路串行实现结构的8倍。针对高速FIR滤波器的8路多相直接分解实现结构计算复杂度大这一问题,对FIR滤波器的多相并行实现结构进行了详细推导,提出了FIR滤波器的8路多相27子滤波器实现结构,提出的FIR滤波器的8路多相27子滤波器实现结构的计算复杂度是单路串行实现结构的3.375倍。FPGA实验验证了提出的FIR滤波器的8路多相27子滤波器实现结构的优越性。 Compared with the one-way serial FIR filter,the operational frequency of implementation structure of direct 8-channel polyphase decomposition of high-speed FIR filter is decreased to 1/8,and eight times as much as its computational complexity.According to the problem that the implementation structure of direct 8-channel polyphase decomposition of high-speed FIR filter has enormous computational complexity,the detailed analysis of the parallel implementation structure of polyphase filter is derived,and the implementation structure of 8-channel polyphase FIR filter with 27 subfilters is proposed.The proposed implementation structure of 8-channel polyphase FIR filter with 27 subfilters has 3-375 times the computational complexity of that of one-way serial FIR filter.The FPGA implementation experiment proves the superiority of the proposed implementation structure of 8-channel polyphase FIR filter with 27 subfilters.
作者 宋广怡
出处 《无线电工程》 2015年第2期22-25,63,共5页 Radio Engineering
基金 国家高新技术研究发展计划("863"计划)资助项目(2011BAH05B01)
关键词 FIR滤波器 多相分解 子滤波器 实现结构 FIR filter polyphase decomposition subfilter implementation structure
  • 相关文献

参考文献11

二级参考文献43

  • 1张玉明,程云鹏,魏胜群,沈良.双多进制正交扩频系统的比特软值输出算法[J].电子与信息学报,2006,28(3):455-460. 被引量:6
  • 2姚俊,褚振勇,易克初.一种基于循环码的双多进制正交扩频系统的性能分析[J].电讯技术,2006,46(5):84-88. 被引量:5
  • 3徐金燕,李明,郑君丽.FIR滤波器的FPGA实现[J].无线电技术(上海),2006(1):15-21. 被引量:2
  • 4Xilinx Virtex V datasheet[Z]. http: // www. xilinx, com/support/ documentation/virtex-5. htm.
  • 5Altera Stratix III datasheet[Z], http: //www. altera, com. cn/ literature/ lit-stx3, jsp.
  • 6Rosa V S, Costa E, Monteiro J C, et al. Performance evaluation of parallel FIR filter optimizations in ASICs and FPGA[J].48th Midwest Symposium on Circuits and Systems, 2005, 2:1481 - 1484.
  • 7Rosa V S, Costa E, Bampi S. A high performance parallel FIR filters generation tool[C]///17th IEEE International Workshop on Rapid System Prototyplng, 2006 : 216 - 222.
  • 8Cheng Chao, Keshab K Parhi. Hardware efficient fast parallel FIR filter structures based on iterated short convolution [J]. IEEE Trans, on Circuits and Systems-I: Regular Papers, 2004, 51(8) :1492 - 1500.
  • 9Cheng Chao, Keshab K Parhi. Further complexity reduction of parallel FIR filters[J].IEEE International Symposium on Circuits and Systems, 2005,2:1835 - 1838.
  • 10Conway, Richard. Parallel FIR filters based on modulo arithmetic[C] // Irish Signals and Systems Conference, 2006:167 - 172.

共引文献58

同被引文献32

引证文献4

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部