期刊文献+

局部流水FFT处理器地址产生和系数存储负载的设计(英文)

Address Generate and Coefficient Store-Load Design of LocallyPipeline FFT Processor
下载PDF
导出
摘要 快速傅立叶变换(FFT)是数字信号处理中一种非常重要的算法,局部流水结构是一种实现嵌入式实时FFT处理器设计的有效结构.针对局部流水FFT处理器,主要推导了基于基16FFT第一地址生成公式的转换,并与我们提出的地址产生方法、操作数地址生成方法、系数存储负载策略及系数地址生成方法进行了对比分析.为有效解决局部流水结构FFT处理器的数据流控制问题提供参考. FFT is a very important algorithm in digital signal processing.The locally pipeline architecture is an efficient structure to real-time embedded FFT processor designing.To the locally pipeline FFT processor,the transformation and address generating formula for radix-1 6 FFT is deduced.Finally the derived expressions are compared with the method we proposed for address generating,the operands address generating,coefficient store-load strategy and coefficient address generating.The problem of data stream control in locally pipeline architecture FFT processor is resolved commendably.
作者 和玉梅
出处 《宁夏大学学报(自然科学版)》 CAS 2014年第4期315-323,共9页 Journal of Ningxia University(Natural Science Edition)
关键词 快速傅里叶变换 局部流水 蝶形 地址产生 R2SD2F fast Fourier transform locally pipeline butterfly address generating R2SD2 F
  • 相关文献

参考文献4

二级参考文献17

  • 1罗文哲,徐葭生.一种新型的FFT地址发生器集成电路的设计[J].电子学报,1994,22(5):32-38. 被引量:7
  • 2马余泰.FFT处理器地址快速生成方法[J].计算机学报,1994,17(7):505-512. 被引量:9
  • 3[8]W. Li and L.Wanhammar, "Efficient Radix-4 and Radix- 8Butterfly Elements," NorChip99, Oslo, Norway,November, 1999.
  • 4[9]L.Wanhammar, "DSP Integrated Circuits," Academic Press, 1999.
  • 5[1]Sang Yoon Park, etc., "Design of 2K/4K/8K-Point FFT Processor Based on Cordic Algorithm in OFDM Receiver," IEEE 2001 PACRIM, pp.457-460, Victoria,Canada, Aug. 2001.
  • 6[2]C-H Chang, C-L Wang, and Y-T Chang, "A novel Memory Based FFr Processor for DMT/OFDM Applications," in Proc. 1999 IEEE ICASSP, pp.1921-1924, Phoenix, AZ, Mar. 1999.
  • 7[4]L.H.Jia, Y.H.Gao, and H.Tenhunen, "A Pipelined Shared-Memory Architecture for FFT Processors," 1999IEEE.
  • 8[5]G.Bi and E.V. Jones, "A Pipelined FFT Processor for Word-Sequential Data," IEEE Trans. on Acoustic, Speech and Signal Process., vol.37, pp. 1982-1985, DEC. 1989.
  • 9[6]Yun-Nan Chang and K.K.Parhi, "Efficient FFY Implementation Using Digtal-Serial Arithmetic," Proc. of 1999 IEEE Workshop on Signal Processing Systems:Design and Implementation, Taipei, Oct. 1999.
  • 10[7]S.He and M.Torkelson, "Design and implementation of a 1024-point Pipeline FFT Processor," in Custom Integrated Circuits Conference, pp. 131-134, Santa Clara,CA, May 1998.

共引文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部