期刊文献+

基于PCIe总线的多路实时传输系统设计 被引量:3

Design of multi-channel real-time transmission system based on PCIe bus
下载PDF
导出
摘要 针对多路图像数据的传输及处理带宽需求,使用Virtex-6 FPGA设计实现了基于PCIe总线的多路实时传输系统。该系统主要包括仲裁控制多设备对DDR3的访问,采用PCIe Bus Master DMA方式实现与PC之间的高速传输,以及对全双工传输过程中存在的拥堵问题进行优化。实验结果表明,该实时传输系统最高的传输速率可以达到单工写1 632 MB/s,读1 557 MB/s,全双工写1 478 MB/s,读1 439 MB/s,并且性能稳定,完全满足多路图像采集后的高速传输处理需求。 Acorrding to the requirements of transmission and processing bandwidth of multi-channel image data, a multi-chan- nel real-time transmission system based on PCIe bus which uses Virtex-6 FPGA is designed. The system includes a arbitration controling multiple devices to access DDR3, a high-speed transmission way to PC which uses PCIe Bus Master DMA mode. And the congestion problems exist in the full-duplex transmission are optimized. Experimental results show that the maximum transmission rate of this real-time transmission system can reach 1 632 MB/s of writing, 1 557 MB/s of reading in simplex mode and 1 478 MB/s of writing, 1 439 MB/s of reading in full duplex mode, which fully meets the needs of high-speed transmission and processing of multi-channel image data after acquisition with stable performance.
出处 《电子技术应用》 北大核心 2015年第2期65-67,71,共4页 Application of Electronic Technique
基金 中国科学院战略性先导科技专项(XDA06010402)
关键词 PCIE 实时传输 仲裁 DMA PCIe real-time transmission arbitration DMA
  • 相关文献

参考文献6

二级参考文献26

  • 1王骞,丁铁夫.高速图像存储系统中SDRAM控制器的实现[J].液晶与显示,2006,21(1):48-52. 被引量:35
  • 2宋亚军,许廷发,倪国强,高昆,王强.基于Virtex-4 FPGA的低功耗图像融合系统[J].光学精密工程,2007,15(6):935-940. 被引量:13
  • 3BUDRUKR,ANDERSOND,SHANLEYT.PCIexpress系统体系结构标准教材[M].田玉敏,王崧,张波,译.北京:电子工业出版社,2005.
  • 4王齐.PCIExpress体系结构导读[M].北京:机械工业出版社,2011:99-103.
  • 5PCI Express 2.0 Base Specification Revision[S].2006.
  • 6SINGH B G.FPGA based timing module and optical communication card design for spallation neutron source[D]// South Carolina:Clemson University,2010:24-26.
  • 7Xilinx.LogiCORETM IP endpoint for PCI Express v3.7 user guide[EB/OL].http://www.xilinx.com,2010.
  • 8KRAIG L,DAVID N,STEVE T.Virtex-5 FPGA integrated endpoint block for PCI Express designs:DDR2 SDRAM DMA initiator demonstration platform[EB/OL].http;//www.xilinx.com,2008.
  • 9徐文波,田耘.XilinxFPGA开发使用教程(第2版)[M].北京:清华大学出版社,2012:14-17.
  • 10Xi[inx Inc. Virtex-6 FPGA integrated block for PCI express user guide, UG517(vS. 1)[EB/OL]. [2010-09-21]. ht- tp://www, xilinx, com.

共引文献28

同被引文献22

引证文献3

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部