期刊文献+

FPGA可编程逻辑单元测试方法研究 被引量:7

Research on Testing Technology of Logic Elements in FPGA
下载PDF
导出
摘要 FPGA是广泛应用于集成电路设计,片上系统等多领域,随着FPGA的广泛应用,对其可靠性的要求也越来越高,由于其结构和功能复杂,其测试难度和成本也随之增加。文章简要介绍了SRAM型FPGA的逻辑单元(LE)的结构,提出了一种基于扫描链的逻辑资源遍历测试方法。以Altera公司FPGA为例,简述了在超大规模集成电路测试系统CATT-400上实现FPGA在线配置和功能测试方法。 FPGA is widely used in the field of integrated circuit design,system on chip.With the extensive application of FPGA,the dependability of the FPGA is very complex,also it is harder and more expensive.The logic unit structure of type SRAM-based FPGA is introdueced,and a traversal test method based on the scan chain is presented.As an example of Altera's Cyclone series FPGA,the implementation method of online configuration and function test of the FPGA in the VLSI Test System CATT-400 is described.
出处 《计算机与数字工程》 2015年第1期65-69,共5页 Computer & Digital Engineering
关键词 FPGA 可编程逻辑单元 扫描链 重配置 自动化测试 field programmable gate array(FPGA) logic elements(LE) scan chain partial reconfiguration automatic test system(ATE)
  • 相关文献

参考文献10

二级参考文献137

  • 1陈卫兵,何娟.单片机系统RAM自检的改进方法[J].工业控制计算机,2004,17(12):54-55. 被引量:3
  • 2唐恒标,冯建华,冯建科.基于测试系统的FPGA逻辑资源的测试[J].微电子学,2006,36(3):292-295. 被引量:13
  • 3Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 4Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 5Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 6Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 7Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 8Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 9Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 10Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.

共引文献230

同被引文献37

引证文献7

二级引证文献24

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部