4Behzad Razavi, Prospects of CMOS Technology for High-Speed Optical Communication Oircuits[J]. IEEE J Solid-State Circuits, 2002,37 (9) :1135-1145.
5Behzad Razavi,Challenges in the Design of High-Speed Clock and Data Recovery Circuits[J]. IEEE Comm Magazine,2002-08.94-97.
6Walker R. Clock and data recovery for serial digital communications. ISSCC short course,Feb. 2002.
7Wadlhwa R, Aggarwal A, Edwards J, et al.A low-power 0.13 μm CMOS OC-48 SONET and XAUI compliant SERDES.Custom integrated circuits confeence[C]. 2003:577-580.
8JriLee,Kenneth S. Kundert,Behzad Razavi,Analysis and Modeling of Bang-Bang Clock and Data Recovery Circuits[J]. IEEE J Solid-State Circuits,2004,39(9) :1571-1580.
9Walker R C, Designing bang-bang PLL's for clock and data recovery in serial data transmission systems. Phase-Locking in High-Performance Systerns[M]. IEEE Press,2003:34-45.
