期刊文献+

多晶硅栅对LDMOS-SCR器件ESD防护性能的影响 被引量:5

Effect of poly-silicon gate on ESD protection performance of LDMOS-SCR devices
下载PDF
导出
摘要 为了研究多晶硅栅对内嵌可控硅(SCR)的横向扩散金属氧化物半导体(LDMOS-SCR)器件静电放电(ESD)防护性能的影响,基于0.35μm Bipolar-CMOS-DMOS(BCD)工艺制备了LDMOS-SCR与SCR器件,并利用传输线脉冲测试比较它们的ESD特性.通过仿真2种器件在不同强度ESD应力下的电流密度分布,比较器件内部触发电流泄放路径的开启顺序;通过仿真2种器件在强电压回滞下的电流线和晶格温度的分布,分析因电场影响电流泄放的方式以及温度的分布而导致ESD鲁棒性的差异.仿真和测试结果表明,与SCR相比,具有多晶硅栅的LDMOS-SCR有多条导通路径且开启速度快,有更均匀的电流和电场分布;触发电压降低了12.5%,失效电流提高了27.0%,ESD鲁棒性强. To study the effect of poly-silicon gate on the electrostatic discharge (ESD) protection performance of laterally diffusion metal-oxide-semiconductor (LDMOS) devices with embedded silicon controlled rectifier (SCR), we prepared SCR and LDMOS-SCR devices in a 0.35 ~m Bipolar-CMOS-DMOS (BCD) process and measured their ESD characteristics by using transmission line pulse test system. We compared their turn-on sequence of trigger current discharge paths by simulated internal current density distribution at different ESD pulse. By simulating their current line and lattice temperature distributions in the turn-on state, we also compared their ESD robustness resulting from the different electric field induced current discharge methods and the temperature distribution. Both simulation and test results show that, compared with SCR, the LDMOS-SCR with poly-silicon gate has more conduction paths and more uniform current and electric field distributions, turns on faster, has a trigger voltage decreased by 12.5% and a failure current increased by 27. 0%, and exhibits the stronger ESD robustness.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2015年第2期366-370,共5页 Journal of Zhejiang University:Engineering Science
基金 国家自然科学基金资助项目(61171038 61150110485) 中央高校基本科研业务费专项资金(JUSRP51323B JUDCF13032) 江苏省科技厅产学研联合创新资金前瞻性联合研究项目(BY2013015-19) 江苏省普通高校研究生创新计划CXLX13_747)
关键词 静电放电 可控硅 横向扩散金属氧化物半导体 多晶硅栅 传输线脉冲测试 electrostatic discharge silicon controlled rectifier lateral diffusion metal-oxide-semiconductor poly-silicon gate transmission line pulse testing
  • 相关文献

参考文献9

  • 1HUANG C Y, CHIU F C, CHEN Q K, et al. An SCR- Incorporated BJT device for robust ESD protection withhigh latch up immunity in high-voltage technology [J]. IEEE Transactions on Device and Materials Reliability, 2012, 12(1): 11i-123.
  • 2SHRIVASTAVA M, GOSSNER H. A review on the ESD robustness of drain extended MOS devices [J]. IEEE Transctions on Device and Materials Reliability, 2012, 12(4): 615-624.
  • 3李梅芝,陈星弼.栅压对LDMOS在瞬态大电流下工作的温度影响[J].Journal of Semiconductors,2007,28(8):1256-1261. 被引量:4
  • 4朱科翰,董树荣,韩雁,杜晓阳.不同栅压下NMOS器件的静电防护性能[J].浙江大学学报(工学版),2010,44(1):141-144. 被引量:2
  • 5LIU Z W, Liou J J, DONGS R, et al. Silicon-con- trolled rectifier stacking structure for high-voltage ESD protection applications [J]. IEEE Electron Devices Let- ters, 2010, 31(8): 845-847.
  • 6KER M D, LINK H. The impact of low-holding-volt- age issue in high-voltage CMOS technology and the de- sign of latch up-free power-rail ESD clamp circuit for LCD driver Ics [J]. IEEE Journal of Solid-State Circuits, 2005, 40(8): 1751-1759.
  • 7MA F, ZHANG B, HAN Y, et al. High holding volt- age SCR-LDMOS stacking structure with ring-resist- ance-triggered technique [J]. IEEE Electron Device Let- ters, 2013, 34(9): 1178-1180.
  • 8CHANG W J, KER M D. The impact of drift implant and layout parameters on ESD robustness for on-chip ESD protection devices in 40-V CMOS technology [J]. IEEE Transactions on Device and Materials Reliability, 2007, 7(2): 324-332.
  • 9JIANG L L, FAN H, HE C, et al. A reduced surface current LDMOS with stronger ESD robustness [C]// 2012 IEEE llth International Conference on Solid-State and Integrated Circuit Technology. Xi' an: IEEE, 2012 : 1-3.

二级参考文献32

  • 1OH K H, DUVVURY C, BANERJEE K, et al. Analysis of gate-bias-induced heating effects in deep-submieron ESD protection designs [J]. IEEE Transactions on Device and Materials Reliability, 2002, 2(2) :36 -42.
  • 2OH K H, DUVVURY C, BANERJEE K, et al. Gate bias induced heating effect and implications for the design of deep submicron ESD protection [C]// International Electron Devices Meeting. Washington: IEEE, 2001:315 - 318.
  • 3YANG C T, KER M D. Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices [J]. IEEE Transactions on Device and Materials Reliability, 2001, 1(4) : 190 - 203.
  • 4LIOU J J, SALCEDO J A, LIU Z. Robust ESD protection solutions in CMOS/BiCMOS technologies [C]// Proceeding of 2007 International Workshop on Electron Devices and Semiconductor Technology. Beijing: IEEE, 2007:41 - 45.
  • 5ORTIZ-CONDE A, GARCIA-SANCHEZ F J, MUCI J, et al. A review of core compact models for undoped double-gate SOI MOSFETs[J]. IEEE Transactions on Electron Devices, 2007, 54(1) : 131 - 140.
  • 6WANG A Z H. On-chip ESD protection for integrated circuits: an IC design perspective[M].New York: Kluwer Academic Publishers, 2002: 79- 82.
  • 7VOLDMAN S H. ESD: circuits and devices [M].Vermont: John Wiley & Sons, 2006: 201-207.
  • 8Green T.A review of EOS/ESD field failures in military equipment.Proceedings of the 10th EOS/ESD Symposium,1988:7
  • 9Wagner R G,Soden J,Hawkins C F.Extent and cost of EOS/ESD damage in an IC manufacturing process.Proceedings of the 15th EOS/ESD Symposium,1993:49
  • 10Amerasekera A,Duvvury C.ESD in silicon itegrated cir-cuits.2nd ed.John Wiley & Sons,Ltd,2002:1

共引文献4

同被引文献19

引证文献5

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部