期刊文献+

无缓存片上网络中偏转感知的拥塞控制方法 被引量:1

Deflection Aware Congestion Control Mechanism for Bufferless on-Chip Networks
下载PDF
导出
摘要 针对现有工作仅对高网络密集度应用的注入率进行调控,无法精确地控制网络拥塞的问题,提出一种偏转感知的拥塞控制方法——DAT.该方法使用分布式的偏转监控表来追踪网络中偏转数据包的分布,从而快速准确地确定拥塞源;并结合网络利用率确定拥塞源向网络中注入数据包的速率,以达到缓解网络拥塞提高网络整体性能的目的.在16核仿真平台上对DAT方法的评测结果显示,相比于基准无缓存No C,文中方法可以将网络偏转率平均降低8.6%,并且具有良好的可扩展性和较低的硬件开销. Network congestion has become one of the main problems in bufferless No C, which not only degrades system throughput but also limits network scalability. Prior works only throttle the applications with high network intensity, incapable of controlling network congestion accurately. In this paper, we propose a DAT congestion control mechanism for bufferless No C, which determines the throttle sources quickly using distributed deflection monitor tables to record the deflections of network packets. And DAT takes network utilization into account when adjusting the throttling rate. Our evaluations show that DAT can reduce the deflection rate by 8.6% on average in a simulated 16 core system compared to baseline bufferless No C with good scalability and low hardware cost.
作者 方娟 姚治成
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2015年第3期542-547,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(61202076 61202062) 北京市教委科技计划面上项目(KM201210005022)
关键词 多核 片上网络 拥塞控制 multi-core on-chip networks congestion control
  • 相关文献

参考文献11

  • 1Hoskote Y, Vangal S, Singh A, et al. A 5-GHz mesh interconnect for a teraflops processor[J]. IEEE Micro, 2007, 27(5): 51-61.
  • 2Villalpando C Y, Johnson A E, Some R, et al. Investigation of the THera processor for real time hazard detection and avoidance on the Altair lunar lander[C]lfProceedings of Aerospace Conference. Los Alamitos: IEEE Computer Society Press, 2010: 1-9.
  • 3Fallin C, Craik C, Mutlu O. CHIPPER: a low-complexity bufferless deflection router[C]/fProceedings of the 17th IEEE International Symposium on High Performance Computer Architecture. Los Alamitos: IEEE Computer Society Press, 2011: 144-155.
  • 4Moscibroda T, Mutlu O. A case for bufferless routing in on?chip networks[J]. ACM SIGARCH Computer Architecture News, 2009, 37(3): 196-207.
  • 5Thottethodi M, Lebeck A R, Mukherjee S S. Self-tuned conges?tion control for multiprocessor networks[C]/fProceedings of the 7th International Symposium on High-Performance Computer Architecture. Los Alamitos: IEEE Computer Society Press, 2001: 107-118.
  • 6Chang K K-W, Ausavarungnirun R, Fallin C, et al. HAT: het?erogeneous adaptive throttling for on-chip Networks[C]llPro?ceedings of the 24th IEEE International Symposium on Com?puter Architecture and High Performance Computing. Los Alamitos: IEEE Computer Society Press, 2012: 9-18.
  • 7Nychis G P, Fallin C, Moscibroda T, et al. On-chip networks from a networking perspective: congestion and scalability in many-core interconnects[J]. ACM SIGCOMM Computer Communication Review, 2012, 42(4): 407-418.
  • 8Kim H, Lee J, Lakshminarayana N B, et al. MacSim: a CPU-GPU heterogeneous simulation framework user guide[J].[2014-01-07]. http://comparch.gatech.edufhparch/macsim.pdf.
  • 9Henning J L. SPEC CPU2006 benchmark descriptions[J]. ACM SIGARCH Computer Architecture News, 2006, 34(4): 1-17.
  • 10Nychis G, Fallin C, Moscibroda T, et al. Next generation on-chip networks: what kind of congestion control do we need?[C]/lProceedings of the 9th ACM SIGCOMM Workshop on Hot Topics in Networks. New York: ACM Press, 2010: Arti?cleNo.12.

同被引文献9

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部