期刊文献+

Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect 被引量:1

Ultralow specific on-resistance high voltage trench SOI LDMOS with enhanced RESURF effect
原文传递
导出
摘要 A RESURF-enhanced high voltage SOl LDMOS (ER-LDMOS) with an ultralow specific on-resistance (Ron, sp) is proposed. The device features an oxide trench in the drift region, a P-pillar at the sidewall of the trench, and a buried P-layer (BPL) under the trench. First, the P-pillar adjacent to the P-body not only acts as a vertical junction termination extension (JTE), but also forms a vertical reduced surface field (RESURF) structure with the N- drift region. Both of them optimize the bulk electric field distributions and increase the doping concentration of the drift region. Second, the BPL together with the N-drift region and the buried oxide layer (BOX) exhibits a triple- RESURF effect, which further improves the bulk field distributions and the doping concentration. Additionally, multiple-directional depletion is induced owing to the P-pillar, the BPL, and two MIS-like structures consisting of the N-drift region combined with the oxide trench and the BOX. As a result, a significantly enhanced-RESURF effect is achieved, leading to a high breakdown voltage (BV) and a low Ron, sp. Moreover, the oxide trench folds the drift region in the vertical direction, resulting in a reduced cell pitch and thus Ron, sp. Simulated results show that the ER-LDMOS improves BV by 67% and reduces Ron, sp by 91% compared with the conventional trench LDMOS at the same cell pitch. A RESURF-enhanced high voltage SOl LDMOS (ER-LDMOS) with an ultralow specific on-resistance (Ron, sp) is proposed. The device features an oxide trench in the drift region, a P-pillar at the sidewall of the trench, and a buried P-layer (BPL) under the trench. First, the P-pillar adjacent to the P-body not only acts as a vertical junction termination extension (JTE), but also forms a vertical reduced surface field (RESURF) structure with the N- drift region. Both of them optimize the bulk electric field distributions and increase the doping concentration of the drift region. Second, the BPL together with the N-drift region and the buried oxide layer (BOX) exhibits a triple- RESURF effect, which further improves the bulk field distributions and the doping concentration. Additionally, multiple-directional depletion is induced owing to the P-pillar, the BPL, and two MIS-like structures consisting of the N-drift region combined with the oxide trench and the BOX. As a result, a significantly enhanced-RESURF effect is achieved, leading to a high breakdown voltage (BV) and a low Ron, sp. Moreover, the oxide trench folds the drift region in the vertical direction, resulting in a reduced cell pitch and thus Ron, sp. Simulated results show that the ER-LDMOS improves BV by 67% and reduces Ron, sp by 91% compared with the conventional trench LDMOS at the same cell pitch.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第2期99-105,共7页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(Nos.61176069,61376079)
关键词 RESURF-enhanced multiple-directional depletion effect silicon-on-insulator breakdown voltage specific on-resistance RESURF-enhanced multiple-directional depletion effect silicon-on-insulator breakdown voltage specific on-resistance
  • 相关文献

参考文献16

  • 1Cristoloveanu S. Silicon on insulator technologies and devices: from present to future. Solid-State Electron, 200 I, 45(8): 1403.
  • 2Guo Y F, Wang Z G, Sheu G, et al. A high performance siliconon-insulator LDMOSTT using linearly increasing thickness techniques. Chin Phys Lett, 20 I 0, 27(6): 06730 I.
  • 3Zhao Q M, Li Q, Tang N, et al. A high-voltage SOl MOSFET with a compensation layer on the trenched buried oxide layer. Journal of Semiconductors, 2013, 34(3): 034003.
  • 4Hu S D, Zhang L, Luo J, et al. SOl high voltage LDMOS with a novel triple-layer top silicon based on a thin BOX. Electron Lett, 2013, 49(3): 223.
  • 5Zhang B, Chen X B, Li Z J. Two-dimensional electric field analysis of junctions with JTE structures. Journal of Semiconductors, 1993,14(10): 626.
  • 6Dragomirescu D, Charitat G. Trench termination technique with vertical JTE for 6 kV devices. IEEE BCTM, 2000: 86.
  • 7Hu X R, Zhang B, Luo X R, et al. A new high voltage SOl LDMOS with triple RESURF structure. Journal of Semiconductors, 2011,32(7):074006.
  • 8Son W S, Sohn Y H, Choi S Y. Effects ofa trench under the gate in high voltage RESURF LDMOSFET for SOl power integrated circuits. Solid-State Electron, 2004, 48(9): 1629.
  • 9Fujishima N, Sugi A, Kajiwara S, et al. A high-density low onresistance trench lateral power MOSFET with a trench bottom source contact. IEEE Trans Electron Devices, 2002, 49(8): 1462.
  • 10Varadarajan K R, Chow T P, Wang J, et al. 250 V integrable silicon lateral trench power MOSFETs with superior specific onresistance. ISPSD, 2007: 233.

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部