期刊文献+

基于多核优化的网络流量监测指标评价系统

Improved Network Traffic Monitoring Evaluation System Based on Multi-core Optimization
下载PDF
导出
摘要 针对网络流量监测系统传输数据量速度过快时,存在的数据丢包、传输停止、响应错误等性能问题,提出了一套针对网络流量监测系统的评价指标,将系统的吞吐量作为核心指标,通过评价指标来对系统的优化性能进行评估;选取了网络协议解析类系统进行多核优化研究,以GTP-AS系统作为具体目标进行优化之后,根据系统的性能瓶颈提出了一套多核平台优化策略,并且通过实验证明,当核心处理器的计算核心数量增加到七个时,完成多核优化的网络协议解析系统的吞吐量能够达到优化之前的391.73%,有效提高了系统性能。 As for the data packet loss ,transmission suspence ,response error when the network traffic monitoring sys‐tem data transmission is too fast ,a set of evaluation index for network traffic monitoring is proposed ,which takes system’s throughput as core index ,and evaluation index is used to evaluat the optimization performance of the system .The network protocol analysis system is selected to make multi‐core optimization research .After optimization of GTP‐AS as the specific objective ,a set of multi‐core plafform optimization strategy is proposed based on the system’s performance bottleneck .Ex‐periments demonstrate that throughput of network protocol analysis system through multi‐core optimization can be 391 .73%of that before optimization when the number of kernel processor adds to seven ,effectively improving the system perform‐ance .
出处 《计算机与数字工程》 2015年第2期226-231,共6页 Computer & Digital Engineering
基金 广州市科技局重点攻关项目(编号:G14042111A) 华南师范大学校级重点课题(编号:13SXKB06)资助
关键词 多核处理器 网络流量监测系统 多核优化 吞吐量 网络协议 multi-core processors network traffic monitoring system multi-core optimization throughput network protocol
  • 相关文献

参考文献9

  • 1Y. Geng, J. Chen, K. Pahlavan. Motion detection u-sing RF signals for the first responder in emergency op- erations: A PHASER project[C]~//2013 IEEE 24nd In- ternational Symposium on Personal Indoor and Mobile Radio Communications ( PIMRC ), London, Britain Sep. ,2013.
  • 2吴俊杰,潘晓辉,杨学军.面向非一致Cache的智能多跳提升技术[J].计算机学报,2009,32(10):1887-1895. 被引量:4
  • 3Cikevicius P. 3DFinite Difference Computation on GPUs U-sing CUDA[C]//Proc of the 2nd Workshop on General Put'pose Processing on Graphics Processing Units, 2009.
  • 4Y. Geng, J. He, K. PahlavarL Modeling the Effect of Human Body on TOA Based Indoor Human Tracking [J]. International Journal of Wireless Information Net- works, 20(4) :306-317.
  • 5Fusco F, Deri L. High speed network traffic analysis with commodity multi-core systems[C]~//Proceedings of the 10th ACM SIGCOMM conference on Internet measurement. ACM, 2010 : 218-224.
  • 6Gummaraju J, Rosenblum M. Stream programming on general-purpose processors [ C]//Micro-architecture, 2005. MICRO-38. Proceedings. 38th Annual IEEE/ ACM International Symposium on. IEEE,2005 : 12-21.
  • 7McCool M D. Scalable programming models for mas- sively muhicore processors [J]. Proceedings of the IEEE, 2008,96(5) : 816-831.
  • 8Vasiliadis G, Polychronakis M, Ioannidis S. MIDeA: a multi-parallel intrusion detection architecture[C]//Pro- ceedings of the 18th ACM conference on Computer and communications security. ACM, 2011 : 297-308.
  • 9Lee P P C, Bu T, Chandranmenon G. A lock-free, cache-efficient multi-core synchronization mechanism for line-rate network traffic monitoring[C]//Parallel Distributed Processing (IPDPS), 2010 IEEE Interna- tional Symposium on. IEEE, 2010 : 1-12.

二级参考文献23

  • 1Kim C, Burger D, Keckler S W. An adaptive, non-uniform cache structure for wire delay dominated on-chip caches// Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS X). New York, 2002:211-222.
  • 2Beckmann B M, Wood D A. Managing wire delay in large chip-multiprocessor caches//Proceedings of the 37th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 37). Washington, DC, 2004:319-330.
  • 3Bailey D H B, Barszcz E, Barton J T, Browning D S, Carter R L, Dagum D, Fatoohi R A, Frederickson P O, Lasinski T A, Schreiber R S, Simon H D, Venkatakrishnan V, Weeratunga S K. The nas parallel benchmarks. The International Journal of Supercomputer Applications, 1991, 5(3): 63-73.
  • 4McMahon F H. Livermore fortran kernels: A computer test of numerical performance range. Lawrence Livermore National Laboratory, Livermore, CA, USA: Technical Report UCRL-53745, 1986.
  • 5Magnusson P S, Christensson M, Eskilson J, Forsgren D, Hallberg G, Hogberg J, Larsson F, Moestedt A, Werner B. Simics: A full system simulation platform. Computer, 2002, 35(2): 50-58.
  • 6Muralimanohar N, Balasubramonian R, Jouppi N. Optimizing nuca organizations and wiring alternatives for large caches with cacti 6.0//Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-07). Washington, DC, 2007:3-14.
  • 7Chishti Z, Powell M D, Vijaykumar T N. Distance associativity for high performance energy efficient non-uniform cache architectures//Proceedings of the 36th Annual IEEE/ ACM International Symposium on Microarchiteeture (MICRO 36). Washington, DC, 2003:55-66.
  • 8Chishti Z, Powell M D, Vijaykumar T N. Optimizing replication, communication, and capacity allocation in ernps// Proceedings of the 32nd Annual International Symposium on Computer Architecture(ISCA'05). Washington, DC, 2005: 357-368.
  • 9Merino J, Puente V, Prieto P, Angel Gregorio J. SP-NUCA: A cost effective dynamic non uniform cache architecture. ACM SIGARCH Computer Architecture News, 2008, 36 (2): 64-71.
  • 10Kandemir M, Li F, Irwin M J, Son S W. A novel migrationbased nuca design for chip multiproeessors//Proceedings of the 2008 ACM/IEEE Conference on Supercomputing (SC' 08). Piscataway, NJ, 2008:1-12.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部