期刊文献+

一种嵌入式边界扫描测试数据压缩及合成方法 被引量:1

Embedded Boundary-scan Solution Based on MCU
下载PDF
导出
摘要 随着嵌入式测试概念的产生,边界扫描技术作为高密度电路板故障检测的主流技术,将结合嵌入式测试方法,成为板级乃至系统级故障检测的新研究方向;嵌入式边界扫描是电路板级故障检测的必然发展趋势;文中首先介绍了嵌入式边界扫描技术,然后提出了一种嵌入式边界扫描测试数据压缩及合成方法,阐述了嵌入式边界扫描的数据生成及下载,最后以某数字电路板为对象进行了嵌入式边界扫描测试验证,并给出结论;总体上,嵌入式边界扫描测试以增强测试自动化、提高测试覆盖率和测试效率为目的,能够更好地降低产品整个寿命周期的测试维修成本。 With the presence of embedded test, embedded test technology associates with Boundary--scan technology which has become a mainstream option in high--density circuit board fault detection. It is the new direction of DFT development both in board--level fault detection and in system--Ievel fault detection. In this paper, the embedded boundary--scan technology is introduced firstly. Then one embed- ded boundary--scan test data compression method and synthesis method are offered. And the embedded boundary--scan TPG (test pattern generation) and download are introduced. At last, the design and verification of embedded boundary--scan targeted at the digital circuit are presented. In a word, the embedded boundary--scan test is used to improve the test automation, the test coverage and the test efficiency. It can decrease the life cycle cost of test and maintenance greatly.
出处 《计算机测量与控制》 2015年第3期738-740,共3页 Computer Measurement &Control
基金 总装备部预研项目(51317040204)
关键词 嵌入式测试 可测性 边界扫描 embedded test DFT (Design for test) boundary--scan
  • 相关文献

参考文献6

  • 1郑先刚.边界扫描测试技术的发展和影响[J].电子元器件应用,2005,7(1):40-41. 被引量:4
  • 2IEEE Std 1149.1- 2001. IEEE Standard Test Access Port and Boundary--Scan Architecture [S].
  • 3IEEE Std 1149.4--1999. IEEE Standard for a Mixed--Signal Test Bus [S].
  • 4IEEE Std 1149. 5--1995. IEEE Standard for Module Test and Ma- intenance Bus (MTM--Bus) Protocol [S].
  • 5杜影,李洋,徐鹏程,王石记,安佰岳,郑义.基于微控制器的嵌入式边界扫描解决方案[J].计算机测量与控制,2014,22(3):686-689. 被引量:2
  • 6Najmi Jarwala, Chi W. Yau A New Framework for Analyzing Test Generation and Diagnosis Algorithm for Wiring Interconnects [A]. in IEEE Proc. Int. Test Conf [C]. 1989:63 - 70.

二级参考文献8

  • 1IEEE Std 1149.1 - 2001. IEEE Standard Test Access Port and Boundary-- Scan Architecture [S].
  • 2Sungju Park. A New Complete Diagnosis Patterns for Wiring Inter- connects [A]. in 33rd Design Automation Conf [C], 1996.. 203 -208.
  • 3Chi W Yau, Najmi Jarwarla. A Unified Theory for Designing Opti-mal Test Generation and Diagnosis Algorithms for Board intercon- nect [A]. in Proc. IEEE Int. Test Conf [C], 1989: 71-77.
  • 4Weiping Shi, W. Kent Fucha. Optimal Interconnect Diagnosis of Wiring networks [J]. IEEE Trans. VLSI Systems, 1995: 430 -436.
  • 5Abu Hassan, Janusz Rajski and Vinod K. Agarwal, Testing andDiagnosis of Interconnects using Boundary Scan Architecture [-A]. in Proc. IEEE Int. Test Conf [C], 1988: 126-137.
  • 6Kautz W K. Testing of Faults in Wiring Interconnects [J]. IEEE Trans. Computers, 1974, C--23: 358-363.
  • 7Wagner P T. Interconnect Testing with Bouadary Scan [A]. in IEEE Proc. Int. Test Conf [C] 1987.- 52-57.
  • 8杜影,赵文彦,安佰岳.基于FPGA的板级BIST设计和实现策略[J].计算机测量与控制,2008,16(3):389-391. 被引量:7

共引文献4

同被引文献12

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部