期刊文献+

抑制背景电流的红外焦平面单元读出电路 被引量:2

Readout circuit of infrared focal plane unit for restraining background current
下载PDF
导出
摘要 随着非制冷红外焦平面阵列技术的发展,红外读出电路的设计变得越来越重要。设计了一种带有背景电流抑制功能的红外焦平面单元读出电路,该读出电路在改进后的第一代开关电流电路的基础上实现背景电流抑制功能。详细阐述了该系统电路的整体架构和工作原理,并用Spectre仿真软件实现了电路的仿真。结果表明该方案可以抑制背景电流,实现红外读出功能。 With the development of uncooled infrared focal plane array technology,the design of infrared readout circuit becomes more and more important. A readout circuit of infrared focal plane unit with suppression of the background current was designed. Based on the first generation of SI circuit,the readout circuit was improved and realized the suppression of the background current. The overall architecture and working principle of the system circuit are explained in detail,and the circuit was simulated by Spectre software. Results show that the scheme can suppress background current and realize infrared readout function.
出处 《激光与红外》 CAS CSCD 北大核心 2015年第3期315-319,共5页 Laser & Infrared
关键词 非制冷红外焦平面阵列 读出电路 背景电流 开关电流电路 相关双采样 uncooled infrared focal plane array readout circuit background current switch current circuit CDS
  • 相关文献

参考文献7

二级参考文献23

  • 1袁祥辉,吕果林,黄友恕,李兵.红外焦平面CMOS单元读出电路[J].半导体光电,1999,20(2):123-126. 被引量:23
  • 2毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:交通大学出版社,2003..
  • 3Arthurs C P. CMOS/HgCdTe hybrid technology for long linear arrays with time delay and integration and element deselection[J]. Proc. SPIE, 1996, 2 744: 473-485.
  • 4Filachev. Infrared focal plane arrays: State of the art and development trends[J]. Proc. SPIE, 2003, 5 126: 52-85.
  • 5霍布森GS.电荷转移器件[M].北京:人民邮电出版社,1983..
  • 6IR/EO Handbook[K]. USA: SPIE, 1993. 316-319.
  • 7Sangster F J,Teer K. Bucket-brigade electronics-New possibilities for delay, time-axis conversion and scanning[J]. IEEE J. Solid-State Circuits, 1969,4,(3):131-136.
  • 8谢文青.积分时间和积分电容对紫外焦平面性能的影响[A]..中国光学学会2004年学术大会论文集[C].,2004..
  • 9Balachandran G K, Allen P E. Fully differential switched-current memory cell with low charge-injection errors[J]. IEEE Proc Circ Syst, 2001, 148(3):157-164.
  • 10Balachandran G K, Allen P E. Switched-current circuits in digital CMOS technology with low charge-injection errors[J]. IEEE J Sol Sta Circ, 2002, 37(10):1271-1281.

共引文献22

同被引文献15

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部