1Brennan C, Tudor C, Schroeter E, et al. Signal Integrity and PCB layout considerations for DDR2-8OOMbps and DDR3Memories. CDNLIVE Silicon Valley:Cadence .2007.
9DDR2-533 Memory Design Guide for Two-DIMM Unbuffered Systems[DB/OL]. http://download.micron.com/pdf/technotes/TN4701.pdf.
10GUOLi ZHANGYing. The Featureof DDR SDRAM ard the Implementation of DDR SDRAM Controllers via VHDL[J].The Journal of China Universities of Posts and Telecommunications.中国邮电高校学报,2002,9(1):61～65.
