期刊文献+

CCSDS系统中LDPC译码器的实现

Implementation of parallel LDPC decoder in CCSDS system
下载PDF
导出
摘要 针对CCSDS系统中低密度奇偶校验码(LDPC),提出了一种低复杂度高速并行译码器实现方法。该方法利用LDPC码校验矩阵的循环结构特性,在传统的和积译码算法(SPA)上做了改进,使得在迭代次数为8的情况下,译码性能与理论值基本一致。 This paper presents a low complexity,high speed parallel decoding method for low density parity check( LDPC) codes in CCSDS system. This method is based on the circulation character of check array,and improves the traditional sum product algorithm( SPA). The decoding performance is closed to the theoretical value with 8 fixed iterations.
出处 《信息技术》 2015年第4期170-172,180,共4页 Information Technology
关键词 低密度奇偶校验(LDPC)码 译码器 高速并行 low-density parity-check(LDPC) code decoder high-speed parallel
  • 相关文献

参考文献6

  • 1张仲明,许拔,杨军,张尔扬.800Mbps准循环LDPC码译码器的FPGA实现[J].信号处理,2010,26(2):255-261. 被引量:6
  • 2LDPC码的高效编译码实现技术研究[D].西安:西安电子科技大学,2012:23-25.
  • 3Low Density Parity Check Codes for Use in Near-Earth and Deep Space Applications[S].CCSDS 131.1-O-2,2007:119-122.
  • 4Chen L,Xu J,Djurdjevic I,et al.Near Shannon limit quasicyclic low-density parity-check codes[J].IEEE Trans.Commun.,Jul.2004,52(7):1038-1042.
  • 5Richardson T J,Urbanke R L.The capacity of low-density paritycheck codes under message-passing decoding[J].IEEE Trans.Inf.Theory,2001,47:599-618.
  • 6Chung S Y,Richardson T J,Urbanke R L.Analysis of sumproduct decoding of low-density parity-check codes using a Gaussian approximation[J].IEEE Trans.Inf.Theory,2001,47:657-670.

二级参考文献14

  • 1R. G. Gallager, Low-density parity-check codes[ J]. IRE Transactions on Information Theory, 1962,8( 1 ):21-28.
  • 2T. Zhang and K. K. Parhi, Joint code and decoder design for implementation-oriented (3, k )-regular LDPC codes, in IEEE Asilomar Conference, Nov. 2001, pp. 1232-1236.
  • 3Y. Li, M. Elassal, and M. Bayoumi, Power efficient architecture for (3,6)-regular low-density parity-check code decoder, in Proc. IEEE ISCAS 2004, pp. IV81-IV84, May 2004.
  • 4R. M. Tanner, D. Sridhara, et al, LDPC Block and Convolutional Codes Based on Circulant Matrices, IEEE Trans. Info. Theory, vol. 50, pp. 2966-2984, Dec. 2004.
  • 5M. P. C. Fossorier, Quasi-Cyclic low-Density Parity-Check Codes From Circulant Permutation Matrices, IEEE Trans. Info. Theory, vol. 50, pp. 1788-1793, Aug. 2004.
  • 6Zongwang Li, Lei Chen, Lingqi Zeng, et al, Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes, IEEE Trans. on communications, vol. 54, No. 1, pp. 71-81, Jan. 2006.
  • 7J Heo. Analysis of Scaling Soft Information on Low Density Parity Check Nodes [ J ]. Elect. Letter, 2003,39 (2) : 219-221.
  • 8T. Zhang and K. K. Parhi. A 54 MBPS (3, 6)-regular FPGA LDPC decoder, in Proc. IEEE Int. Symp. Information Theory, Oct. 16-18,2002, pp. 127-132.
  • 9S. Winograd, On computing the discrete Fourier transform, Math. Comput. 32( 141), 1975,175-199.
  • 10T.K. Truong, P.D. Chen, L.J. Wang, Y. Chang, I. S. Reed. Fast, prime factor, discrete Fourier transform algorithms over GF(2a) for 8 = m = 10, Information Sciences 176 (2006) 1-26.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部