期刊文献+

高漏压低栅压条件下N型MOSFET热载流子注入效应研究

Investigations of Hot Carrier Injection on NMOSFET with High Vds and Low Vgs Stress
下载PDF
导出
摘要 本文研究了N型MOSFET在高漏压低栅压条件下的热载流子注入效应。在3.3V N型MOSFET的漏端和栅极上分别加上5.5V和0.65V电压,发现在电应力条件下的漏端电流Id随着施加应力的时间增加而增大。导致这个现象的主要机制是漏端附近氧化层中产生了带正电荷的缺陷。另外还发现,在栅极施加反方向电压,漏端电流Id并不能发生恢复。但是125℃烘烤8小时后,漏端电流Id会发生恢复,表明空穴在加热时得到足够的能量而从缺陷陷阱中跃迁出来。此外,本文在通过研究工艺改进来提升HCI的性能中,发现在合适的氮化硅退火温度和轻掺杂漏区(Lightly Doped Drain,LDD)掺杂浓度能有效的降低NMOSFET空穴注入。 Hot carrier injection of NMOSFET under high Vds and low Vgs Stress was investigated in this paper. We found that the drain current ( Id@Vgs=0.65V, Vds=5.SV ) increased versus time with stress condition of Vgs=0.65V, Vds=5.SV. The dominant mechanism for this phenomenon is that the positively-charged traps generated in the gate oxide near the drain region. The drain current wasn' t recovered by forcing a negative bias on the gate; however, it can be recovered after 8 hours baking at 125℃. This indicates that the holes were released from taps after the baking. The process improvement shows that the holes injection of NMOSFET can be reduced by the proper annealing temperature of SIN and LDD dosage process.
出处 《中国集成电路》 2015年第3期62-66,87,共6页 China lntegrated Circuit
关键词 热载流子注入 空穴 恢复 LDD 射频功率放大器 Hot Carrier Injection Hole Recovery LDD Power Amplifier
  • 相关文献

参考文献10

  • 1Strong A W, WU E Y, Vollertsen, et al. Reliability wearout Mechanisms in Advanced CMOS Technologies [M]. American: Wiley-IEEE, 2009:441-514.
  • 2Doyle B S, Bourceiem, Bergonzoni C, et al. The gen- eration and characterization of electron and hole traps created by hole injection during low gate voltage hot-carrier stressing of n-MOS transistors [J]. Electron Devices, IEEE Transactions on, 1990,37 ( 8 ) : 1869- 1876.
  • 3Hu C, Tam S C, Hsu F C, et al. Hot-electron-in- duced MOSFET degradation-model, monitor, and im- provement[J]. Electron Devices, IEEE Transactions on, 1985,32 ( 2 ) :375-385.
  • 4Heremans P, Bellens R, Groesenken G, et ai. Com- ments on "The generation and characterization of elec- tron and hole traps created by hole injection during low gate voltage hot-carrier stressing of n-MOS transistors"[with reply][J]. Electron Devices, IEEE Transactions on, 1992,39 ( 2 ) : 458-464.
  • 5Song Z, Chen ZX, Zhao Y, et al. The failure mecha- nism, worst stress condition for hot carrier injection of NMOS[J].ECS Trans, 2013, 52 ( 1 ) : 947-952.
  • 6ChinSP, PingCT, SunYH, etal. Hot carrier degradation improvement on submicron NMOSFET in Bipolar-CMOS-DMOS ( BCD )process [C]. Solid-State and Integrated Circuit Technology, 2012. 2012 IEEE 11th International Conference on, 2012, 2012: 1-3.
  • 7Chen K L, Sailer S A, Grovesi A, et al. Reliability Effects on MOS Transistors Due to Hot-Carrier Injection [J]. Electron Devices, IEEE Transactions on, 1985,32 ( 2 ) : 386-393.
  • 8Heremans P, Groeseneken G, Mase H E. Hole trap- ping during low gate bias, high drain bias hot-carrier injection in n-MOSFETs at 77 K[J]. Electron Devices, IEEE Transactions on, 1992,39 ( 4 ) : 851-857.
  • 9Ong T C, Levi M, Ko P K, et al. Recovery of thresh- old voltage after hot-carrier stressing [J]. Electron De- vices, IEEE Transactions on, 1988,35 ( 7 ) : 978-984.
  • 10Wang T, Diaz, C.H, Boon-Khim L, et al. Hot carrier reliability improvement by utilizing phosphorus transient enhanced diffusion for input/output devices of deep submicron CMOS technology [J]. Electron Device Let- ters, IEEE, 2000,12 ( 21 ) : 8-600.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部