期刊文献+

龙芯指令系统融合技术 被引量:5

LoongISA for compatibility with mainstream instruction set architecture
原文传递
导出
摘要 本文介绍了龙芯CPU的指令系统融合技术.龙芯CPU在兼容MIPS指令系统的基础上进行扩充,增加MIPS中不具备但X86和ARM具备的、对二进制翻译影响很大的核心功能,形成龙芯指令系统Loong ISA.在此基础上,通过软硬结合的二进制翻译,在龙芯CPU上运行X86和ARM的主流系统及应用,以弥补MIPS架构软件生态的不足.实验结果表明,通过软硬件协同优化,龙芯指令系统融合技术能够消除指令系统之间的壁垒,使得MIPS,X86,ARM等不同指令集的软件能够融合到统一的Loong ISA平台上,不加区别地高效运行. This paper introduces the Loongson instruction set architecture(Loong ISA), which extends the MIPS instruction set architecture for compatibility with X86 and ARM mainstream instruction set architectures. New instructions, runtime environments, and system states are added to MIPS through MIPS UDI(User Defined Interface) to accelerate the binary translation of X86 and ARM binary codes to Loong ISA binary code. In addition,binary translation systems have been built based on Loong ISA to run MS-Windows and its applications, X86 Linux applications, and ARM Android applications. Loong ISA is implemented in the Loongson-3A1500 four-core CPU product of Loongson Technology Corporation Limited. Performance evaluations using the Loongson-3A1500 FPGA verification platform show that with hardware support, the binary translation system of Loongson 3A1500 can achieve very high efficiency.
出处 《中国科学:信息科学》 CSCD 北大核心 2015年第4期459-479,共21页 Scientia Sinica(Informationis)
基金 国家科技重大专项"核高基"(批准号:2009ZX01028-002-003 2009ZX01029-001-003 2010ZX01036-001-002 2012ZX01029-001-002-002) 国家自然科学基金(批准号:61221062 61100163 61133004 61173001 61232009 61222204) 国家高技术研究发展计划(863计划)(批准号:2012AA010901 2012AA011002 2012AA012202 2013AA014301)资助
关键词 龙芯CPU MIPS指令系统 龙芯指令系统 二进制翻译 兼容 软件生态 Loongson CPU MIPS instruction set architecture Loongson instruction set architecture binary translation compatibility software e
  • 相关文献

参考文献20

  • 1Chernoff A, Herdeg M, Hookway R, et al. FX132: a profile-directed binary translator. IEEE Micro, 1998, 18:56- 64.
  • 2Baraz L, Devor T, Etzion O, et al. IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium-based systems. In: Proceedings of the 36th Annual IEEE/ACM International Symposium oil Microarchitecture, Washington, 2003. 191-201.
  • 3Dehnert J C, Grant B K, Banning J P, et al. The Transmeta Code Morphing(TM) software: using speculation, recovery, and adaptive retranslation to address real-life challenges. In: Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization, Washington, 2003. 15 -24.
  • 4Ebcioglu K, Altman E, Gschwind M, et al. Dynamic binary translation and optimization. IEEE Trans Comput, 2001, 50:529- 548.
  • 5Greenhalgh P. Big. LITTLE Processing with ARM Cortex-A15 8z Cortex-A7. ARM White Paper, 2011.
  • 6Mars J, Tang L. Whare-map: heterogeneity in "homogeneous" warehouse-scale computers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, New York, 2013. 619-630.
  • 7DeVuyst M, Venkat A, Tullsen D M. Execution migration in a heterogeneous-ISA chip nmltiprocessor. In: Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems, New York, 2012. 261-272.
  • 8Bellard F. QEMU, a fast and portable dynamic translator. In: Proceedings of the Annual Conference on USENIX Annual Technical Conference, Anaheim, 2005. 41.
  • 9Hu W, Wang J, Gao X, et ai. Godson-3: a scalable nmlticore risc processor with x86 emulation. IEEE Micro, 2009, 29:17-29.
  • 10Moore R W, Baiocchi J A, Childers B R, et al. Addressing the challenges of DBT for the ARM architecture. In: Proceedings of the 2009 ACM SIG-PLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems, New York, 2009. 147-156.

同被引文献24

引证文献5

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部