期刊文献+

有限域上模逆电路的可逆逻辑设计

Design of Modular Inversion Circuits Using Reversible Logic on Galois Field
下载PDF
导出
摘要 为了进一步提高加密系统的可靠性,提出了一种新颖的可逆逻辑门,利用它和存在的可逆门,设计了模逆电路所需的基本模块,并在有限域上设计了基于可逆逻辑的模逆电路。根据量子代价和延迟对其基本模块进行了性能评估,结果证明构建模逆电路的基本模块比现有可逆电路的性能提高5%-20%。以有限域GF(23)上求二进制多项式的乘法逆元为例,对提出的模逆电路进行建模仿真,结果表明电路的逻辑结构正确,性能可靠。提出的设计可用于加密算法的量子电路系统。 In order to improve the reliability of encryption system, this paper proposes a novel reversible logic gate, constructs some basic modules of modular inversion circuit by using the proposed gate and some existing reversible gates, and also designs the modular inversion circuit by using reversible logic on Galois field. Then, this paper evaluates the performance of basic modules in terms of quantum cost and delay. The results show that the performance is improved by 5%to 20%compared with the existing counterparts. Taking the calculation of binary polynomial multi-plication inverse element in GF(23) as an example, simulation results indicate that the logic structure of proposed modular inversion circuit is correct and its performance is reliable. The proposed design is suitable to the field of quantum circuit system for encryption algorithm.
出处 《计算机科学与探索》 CSCD 北大核心 2015年第5期555-564,共10页 Journal of Frontiers of Computer Science and Technology
基金 国家自然科学基金No.6137005 安徽省自然科学基金No.1308085QF118 安徽师范大学创新基金No.2013CXJJ01 安徽师范大学研究生科研创新与实践基金No.2014yks055~~
关键词 有限域 可逆逻辑 模逆运算 新颖D触发器门 仿真 Galois field reversible logic modular inversion novel D flip_flop gate simulation
  • 相关文献

参考文献5

二级参考文献27

  • 1韩永相,白国强,陈弘毅.有限域上模逆电路的VLSI设计与实现[J].微计算机信息,2008,24(2):1-3. 被引量:4
  • 2沈启峰,黄士坦,杨靓.AES中有限域运算的优化及算法高速实现[J].微机发展,2005,15(12):15-17. 被引量:4
  • 3李雪梅,欧海文,路而红,童新海.基于FPGA快速AES算法IP核的设计与实现[J].计算机工程与应用,2006,42(24):84-86. 被引量:6
  • 4[1]Z.Yan,and D.V.Sarwate,Modified Euclidean Algorithm for Finite Field Inversions,ISIT 2002,Lausanne,Switzerland,June 30-july 5,2002
  • 5[2]C.-L.Wang,J.H.Guo,New Systolic Arrays for C+AB2,Inversion,and Division in,IEEE Trans.Computers,vol.49,no.10,pp.1120-1125,Oct.2000
  • 6[3]Zhiyuan Yan,Dilip V.Sarwate,New Systolic Architectures for Inversion and Division in,IEEE Transactions on computers,vol.52,No.11,November 2003
  • 7[4]C.H.Wu,C.M.Wu,M.D.Shieh,Y.T.Wang,Systolic VLSI Realization of a Novel Iterative Division Algorithm over GF(2m),Proc.Int'l Symp.Circuits and Systems,pp.33-36,2001
  • 8赵佳,曾晓洋,韩军,陈俊.超低成本的AES算法VLSI实现[J].小型微型计算机系统,2007,28(8):1512-1515. 被引量:3
  • 9Landauer R. Irreversibility and heat generation in the computing process [J]. IBM J. Res. Develop., 1961, 5(2): 183-191.
  • 10Bennett C H. Logical reversibility of computation [J]. IBM J. Res. Develop., 1973, 17(6): 525-532.

共引文献28

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部