期刊文献+

Design of a 1.12Gb/s 11.3mW low-voltage differential signaling transmitter

Design of a 1.12Gb/s 11.3mW low-voltage differential signaling transmitter
原文传递
导出
摘要 This paper presents a 1.12 Gb/s 11.3 mW transmitter using 0.18μm mixed signal complementary metal- oxide semiconductor technology with a 1.8 V supply voltage. This transmitter implements a high-speed transmission with 1.2 V common-mode output voltage, adopting a low-voltage differential signaling (LVDS) technique. A multiplexer (MUX) and an LVDS driver are critical for a transmitter to complete a high-speed data transmission. This paper proposes a high power-efficiency single-stage 14 : 1 MUX and an adjustable LVDS driver circuit, capable of driving different loads with a slight increase in power consumption. The prototype chip implements a transmitter with a core area of 970 × 560μm2, demonstrating low power consumption and adjustable driving capability. This paper presents a 1.12 Gb/s 11.3 mW transmitter using 0.18μm mixed signal complementary metal- oxide semiconductor technology with a 1.8 V supply voltage. This transmitter implements a high-speed transmission with 1.2 V common-mode output voltage, adopting a low-voltage differential signaling (LVDS) technique. A multiplexer (MUX) and an LVDS driver are critical for a transmitter to complete a high-speed data transmission. This paper proposes a high power-efficiency single-stage 14 : 1 MUX and an adjustable LVDS driver circuit, capable of driving different loads with a slight increase in power consumption. The prototype chip implements a transmitter with a core area of 970 × 560μm2, demonstrating low power consumption and adjustable driving capability.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第4期115-121,共7页 半导体学报(英文版)
基金 supported by the National Science and Technology Support Program of China(No.2012BAI13B07) the National High-Tech Research and Development Program of China(No.2013AA014101)
关键词 TRANSMITTER LVDS tree-type MUX single-stage MUX adjustable driver high power efficiency transmitter LVDS tree-type MUX single-stage MUX adjustable driver high power efficiency
  • 相关文献

参考文献8

  • 1Koike K, Kawai K, Onozawa A, et at. High-speed, low-power, bipolar standard cell design methodology for Gbit/s signal processing. 1 EEE J Solid-State Circuits, 1998, 33(10): 1536.
  • 2Schuppener G, Pala C, Mokhatri M. Investigation on low-voltage low-power silicon bipolar topology for high-speed digital circuits. IEEE J Solid-State Circuits, 2000, 35(7): 1051.
  • 3Kishine K, Kobayashi Y, Ichino H. A high-speed, low-power bipolar digital circuit for Gb/s LSls: current mirror control logic. IEEE J Solid-State Circuits, 1997,32(2): 215.
  • 4Ida M, Kato N, Takada T. A 4 Gb/s GaAs 16 : I multiplexerlI : 16 demultiplexer LSI chip. IEEE J Solid-State Circuits, 1989,24(4): 928.
  • 5Lee K, Kim S, Ahn G, et al. A CMOS serial link for fully duplexed data communication. IEEE J Solid-State Circuits, 1995, 30(4): 353.
  • 6Lu H, Su C, Liu C N J. A tree-topology multiplexer for multiphase clock system. IEEE Trans Circuits Syst I, Reg Papers, 2009,56(1): 124.
  • 7Kao S Y, Liu S I. A I .62/2.7-Gb/s adaptive transmitter with twotap preemphasis using a propagation-time detector. I EEE Trans Circuits Syst II, Exp Briefs, 2010,57(3): 178.
  • 8Chang K Y K, Wei J, Huang C, et al. A OA-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs. IEEE J Solid-State Circuits, 2003, 38(5): 747.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部