期刊文献+

Two-dimensional parasitic capacitance extraction for integrated circuit with dual discrete geometric methods

Two-dimensional parasitic capacitance extraction for integrated circuit with dual discrete geometric methods
原文传递
导出
摘要 Capacitance extraction is one of the key issues in integrated circuits and also a typical electrostatic prob- lem. The dual discrete geometric method (DGM) is investigated to provide relative solutions in two-dimensional unstructured mesh space. The energy complementary characteristic and quick field energy computation thereof based on it are emphasized. Contrastive analysis between the dual finite element methods and the dual DGMs are presented both from theoretical derivation and through case studies. The DGM, taking the scalar potential as unknown on dual interlocked meshes, with simple form and good accuracy, is expected to be one of the mainstreaming methods in associated areas. Capacitance extraction is one of the key issues in integrated circuits and also a typical electrostatic prob- lem. The dual discrete geometric method (DGM) is investigated to provide relative solutions in two-dimensional unstructured mesh space. The energy complementary characteristic and quick field energy computation thereof based on it are emphasized. Contrastive analysis between the dual finite element methods and the dual DGMs are presented both from theoretical derivation and through case studies. The DGM, taking the scalar potential as unknown on dual interlocked meshes, with simple form and good accuracy, is expected to be one of the mainstreaming methods in associated areas.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第4期151-157,共7页 半导体学报(英文版)
基金 supported by the National Science Foundation of China(No.51207150) the Director Foundation of Institute of Microelectronics of Chinese Academy of Sciences(Nos.Y2SF017001,Y3SZ0701)
关键词 capacitance extraction dual discrete geometric methods energy complementary electrostatic field capacitance extraction dual discrete geometric methods energy complementary electrostatic field
  • 相关文献

参考文献23

  • 1International Technology Roadmap for Semiconductors (lTRS) Reports 2012. http://www.itrs.net.
  • 2Scheffer L, Lavagno L, Martin G. EDA for IC implementation, circuit design, and process technology. New York: CRC Press, 2006.
  • 3Wu Z, Huang J, Tang P. Boundary element method for extraction substrate coupling parameter in mixed-signal ICs. Chinese Journal of Semiconductors, 2000, 21(5): 496.
  • 4Lu T, Wang G, Hou J, et al. Hierarchical h-adaptive computation in VLSI 3-D capacitance extraction. Chinese Journal of Semiconductors, 2002, 23(5): 543.
  • 5Yu W, Zhuang H, Zhang C, et al. RWCap: a floating random walk solver for 3-D capacitance extraction of VLSI interconnects. IEEE Trans Computer-Aided Design, 2013, 32(3): 353.
  • 6Ren Z. 2-D dual finite-element formulations for the fast extraction of circuit parameters in VLSI. IEEE Trans Magnetics, 2003, 39(3): 1590.
  • 7He Bo, Teixeira F L. Differential forms, Galerkin duality, and sparse inverse approximations in finite element solutions of Maxwell equations. IEEE Trans Antennas and Propagation, 2007,55(5): 1359.
  • 8Bossavit A. Computational electromagnetism: variational formulations, complementarity, edge elements. Academic Press, 1997.
  • 9Hammond P, Tsiboukis T D. Dual finite-element calculations for static electric and magnetic fields. Physical Science, Measurement and Instrumentation, Management and Education - Reviews. IEE Proceedings A, 1983, 130(3): 105.
  • 10Ren Zhuoxiang, Qu Hui, Xu Xiaoyu. Computation of second order capacitance sensitivity using adjoint method in finite element modeling. IEEE Trans Magnetics, 2012, 48(2): 231.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部