期刊文献+

Design-Rule-Aware Congestion Model with Explicit Modeling of Vias and Local Pin Access Paths

Design-Rule-Aware Congestion Model with Explicit Modeling of Vias and Local Pin Access Paths
原文传递
导出
摘要 As technology advances, there is a considerable gap between the congestion model used in global routing and the routing resource consumption in detailed routing. The new factors contributing to congestion include local pin access paths, vias, and various design rules. In this paper, we propose a practical congestion model with measurement of the impact of design rules, and resources consumed by vias and local pin access paths. The model is compatible with path search algorithms commonly used in global routing. Validated by full-flow routing, this congestion model correlates better with real resource consumption situation in detailed routing, compared with previous work. It leads to better solution quality and shorter runtime of detailed routing when it is used in the layer assignment phase of global routing stage. As technology advances, there is a considerable gap between the congestion model used in global routing and the routing resource consumption in detailed routing. The new factors contributing to congestion include local pin access paths, vias, and various design rules. In this paper, we propose a practical congestion model with measurement of the impact of design rules, and resources consumed by vias and local pin access paths. The model is compatible with path search algorithms commonly used in global routing. Validated by full-flow routing, this congestion model correlates better with real resource consumption situation in detailed routing, compared with previous work. It leads to better solution quality and shorter runtime of detailed routing when it is used in the layer assignment phase of global routing stage.
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 2015年第3期614-628,共15页 计算机科学技术学报(英文版)
基金 This work was supported by the National Natural Science Foundation of China under Grant No. 61274031. A preliminary version of the paper was published in the Proceedings of CAD/Graphics 2013.
关键词 congestion modeling design rule global routing congestion modeling, design rule, global routing
  • 相关文献

参考文献22

  • 1Albrecht C. Global routing by new approximation algo- rithms for multicommodity flow. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Sys- tems, 2001, 20(5): 622-632.
  • 2Roy J A, Markov I L. High-performance routing at the nanometer scale. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(6): 1066-1077.
  • 3Pan M, Xu Y, Zhang Y, Chu C. FastRoute: An efficient and high-quality global router. VLSI Design, 2012, 2012: Article ID 608362.
  • 4Moffitt M D. MaizeRouter: Engineering an effective global router. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(11): 2017-2026.
  • 5Chang Y, Lee Y, Gao J, Wu P, Wang T. NTHU-Route 2.0:A robust global router for modern designs. IEEE Transactions on Computer-Aided Design of Integmted Circuits and Systems, 2010, 29(12): 1931-1944.
  • 6Hsu C, Chen H, Chang Y. Multilayer global routing with via and wire capacity considerations. IEEE Transactions on Computer-Aided Design of Integmted Circuits and Systems, 2010, 29(5): 685-696.
  • 7Taghavi T, Alpert C, Huber A, Li Z, Nam G, Ramji S.New placement prediction and mitigation techniques for local routing congestion. In Proc. IEEE/ACM International Conference on Computer-Aided Design, November 2010, pp.621-624.
  • 8Wei Y, Sze C C N, Viswanathan N, Li Z, Alpert C J, Reddy L N, Huber A D, Tellez G E, Keller D, Sapatnekar S S. GLARE: Global and local wiring aware routability evaluation. In Proc. the 49th ACM/EDAC/IEEE Design Automation Conference, June 2012, pp.768-773.
  • 9Shojaei H, Davoodi A, Linderoth J T. Planning for local net congestion in global routing. In Proc. International Symposium on Physical Design, March 2013, pp.85-92.
  • 10Lee C Y. An algorithm for path connections and its applications. IRE Transactions on Electronic Computers, 1961, EC-1O(3): 346-365.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部