期刊文献+

一款800V VDMOS终端结构的设计 被引量:6

Design of 800V VDMOS termination structure
下载PDF
导出
摘要 设计了一款800 V VDMOS终端结构,采用场限环(FLR)与场板(FP)相结合的方式,在场限环上添加多晶硅场板与金属场板,有效地降低了表面电场峰值。通过调整终端结构,在135μm的有效终端长度上实现了848 V的击穿电压,最大表面电场为2.34×105 V/cm,小于工业界判断器件击穿场强标准(2.5×105 V/cm),且电场分布比较均匀,终端结构的稳定性和可靠性高。 The termination structure of 800 V VDMOS was designed, which consists of field limiting ring (FLR) and field plate (FP). The surface electric field peak value could be reduced effectively by adding poly silicon FP and metal FP on the FLR. By regulating the termination structure, the breakdown voltage 848 V is achieved with 135μm effective length on termination structure. The maximum value of surface electric field is 2.34×105 V/cm and less than the critical electric field intensity (2.5×105 V/cm) in the industry. The distribution of surface electric field peaks is relatively uniform, which increases the stability and reliability of the termination structure.
出处 《电子元件与材料》 CAS CSCD 2015年第6期66-69,共4页 Electronic Components And Materials
基金 国家自然科学基金资助项目(No.61271090) 四川省科技支撑计划项目资助(No.2015GZ0103)
关键词 终端结构 场限环 场板 结深 表面电场 击穿电压 termination structure field limiting ring field plate junction depth surface electric field breakdown voltage
  • 相关文献

参考文献8

二级参考文献34

  • 1项骏,林争辉.600伏高压LDMOS的实现[J].微电子学与计算机,2004,21(11):149-152. 被引量:7
  • 2张丽,庄奕琪,李小明,姜法明.关于VDMOSFET二次击穿现象的分析和研究[J].电子器件,2005,28(1):105-109. 被引量:7
  • 3遇寒,沈克强.功率半导体器件的场限环研究[J].电子器件,2007,30(1):210-214. 被引量:7
  • 4TEMPLE V. Increasing avalanche breakdown voltage and controlled surface electric field using a junction termination extension technique [J]. IEEE Trans Elec Dev, 1983, 30(8): 954-957.
  • 5STEFANOY E, CHARITAT G. Design methodology and simulation tool for floating ring termination [J]. Sol Sta Elec, 1998, 42(12) : 2251-2257.
  • 6SOUZA M. A novel area efficient floating field limit ring edge termination technique [J]. Sol Sta Elec, 2000, 44(8).. 1381-1386.
  • 7HE J, CHAN M, ZHANG X, et al. A new analytic method to &,sign multiple floating field limiting rings of power devicc.s [J]. Sol Sta Elec, 2006, 50(8): 1375-1381.
  • 8LIAO C N. Potential and electric field distribution analysis of field limiting ring and field plate by device simulator [C] // IEEE Conf Power Elec Drive Syst. Bangkok. 2007: 451-455.
  • 9PADMANABHAN V, RHINEHART R. A novel termination criterion for optimization [C] // Americ Control Conf Proc. Portland, OR, USA. 2005.. 2281- 2286.
  • 10KIM Y H, LEE H S. A new edge termination technique to improve voltage blocking capability and reliability of field limiting ring for power devices [C] //IEEE Int Conf Integr Circ Des Technol. Austin, TX, USA. 2008. 71-74.

共引文献24

同被引文献34

  • 1万积庆,陈迪平.场限环与场板复合结构浅平面结高压器件设计[J].微细加工技术,1996(2):49-53. 被引量:7
  • 2遇寒,沈克强.功率半导体器件的场限环研究[J].电子器件,2007,30(1):210-214. 被引量:7
  • 3俞诚,李建立,吴丹,吉鹏程,刘文龙,黄强.半绝缘多晶硅SIPOS工艺与应用[J].电子与封装,2007,7(7):28-31. 被引量:4
  • 4张波.功率半导体技术与产业发展[EB/OL].[2012-11-30].http://www.csia.net.cn/Article/Show Info.asp?Info ID=30618.
  • 5SIMPSON R N,BORDA S P A.ASENOY A,et al.Enriched residual free bubbles for semiconductor device simulation[J].Comput Mech,2012,50:119-133.
  • 6AHMAD A Z,GUNTHER B.Comparative study of thermal flows with different finite volume and lattice Boltzmann schemes[J].Int J Modem Phys C,2004,15:307-319.
  • 7大功率晶体管电参数[EB/OL].[2015-10-20].http://www.ic37.com/icpdf_datasheet_7/2SC39_datasheet_1304920/.
  • 8LEHMANN S,ZIMMERMANN Y,PAWLAK A,et al.Characterization of the static thermal coupling between emitter fingers of bipolar transistors[J].IEEE Trans Electron Dev,2014,61(11):3676-3683.
  • 9B Jayant Baliga. Foudamentals of Power Semiconductor Device[ M]. Carolina: Power Semiconductor Research Center,North Carolina State University,2008.
  • 10BALIGA B J. High - voltage device termination tech-niques, a comparative review [ J ]. IEEE Pro I - Sol Sta & Elec Dev,1982(5) :173 - 179.

引证文献6

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部