期刊文献+

一种纠错32位BCH码的硬件实现 被引量:1

Implementation of 32 bit-BCH
下载PDF
导出
摘要 针对NANDFlash因制造工艺不断提高而导致其内部数据区随机错误不断增加的现象,传统的8bit,16bit BCH编译码器已难以满足广大客户的需求,现提出了一种新型BCH编译码器结构,所设计的(8640,8192)编码译码器可以在单页数据(1024B)的基础上纠错32bit数据,并在译码电路中,在编码输入电路,伴随式模块与chien搜索模块采取并行算法处理,大大提高了数据的处理速度。 According to NANDFlash due to manufacturing process continuously improve its internal data area due to random errors increasing phenomenon, the traditional 8 bit, 16 bit BCH codec has been difficult to meet the needs of our customers, this paper proposes a novel BCH encoding and decoding structure, the design of (86408192) encoder and decoder can be in a single page of data ( 1024 B) error correction based on 32 bit data, and the decoding circuit, input circuit in the code, along with the module and Chien module to search parallel algorithms for the processing, greatly improving the speed of data processing.
作者 郭晨阳
出处 《信息技术》 2015年第5期117-120,共4页 Information Technology
关键词 BCH NANDFLASH 32bit VLSI BCH NANDFlash 32bit VLSI
  • 相关文献

参考文献4

二级参考文献8

  • 1Baek J. H. , and M. H. Sunwoo, "New Degree Computationless Modified Euclid Algorithm and Architecture for Reed-Solomon Decoder," Very Large Scale Integration (VKSI) Systems, IEEE Transactions on, vol. 14, pp. 915-920,2006.
  • 2L. Seungbeom, L. Hanho, S. Jongyoon, and K. Je-soo, "A high-speed pipelined degree-eomputationless modified euclidean Algorithm Architecture for Reed-Soloman Decoders," 2007 IEEE International Symposium on Circuits and Systems ( ISCAS 2007 ) , pp. 901-904,2007.
  • 3L. Hanho, " A high-speed low-complexity Reed-Solomon decoder for optical communications," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 52, pp. 461-465,2005.
  • 4C. Junho and S. Wonyong, "Strength-Reduced parallel Chien search architecture for strong BCH codes," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 55, pp. 427-431,2008.
  • 5Chen Y. , and K. K. Parhi, "Small Area Parallel Chien Search Architectures for Long BCH Codes," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 12, pp. 545-549,2004.
  • 6Hu Q. , Wang Z. , and et al. , "Area Optimization of Parallel Chien Search Architecture for Reed-Solomon (255, 239) Decoder," Journal of Southeast University ( English Edition), vol. 22,no. 1 ,pp. 5-10,2005.
  • 7L. Song, M. L. Yu, and M. S. Shaffer, "10 and 40- Gb/s forward error correction devices for optical communications," IEEE J. Solid-State circuit, vol. 37, no. 11, pp. 1565-1573, Nov,2002.
  • 8Seungbeom Lee, Chang-SeoK Choi, and Hanho Lee, "Two-parallel Reed-Solomon based FEC architecture for optical communications," IEICE Electronics Express, vol. 5, no. 10, pp. 374-380,2008.

共引文献8

同被引文献4

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部