期刊文献+

LDPC码改进高速译码算法 被引量:1

Modified High-speed LDPC Decoding Algorithm
下载PDF
导出
摘要 Shannon的学生Gallager首次提出LDPC码的概念和完整的译码方法,目前LDPC码正向着高速高增益的方向发展。针对高速LDPC码译码技术的迫切需求,利用传统最小和算法译码过程中信息迭代的特征,对最小和算法进行简化,使得译码模块能够完成更高并行度的译码工作,同时不造成译码器误码性能的过大损失。使用改进算法实现的高速译码模块,水平运算时间缩短为传统算法的一半,总的译码吞吐量提高50%,在120MHz时钟、10次迭代的情况下,CCSDS近地通信码的译码速度能够达到657.53Mb/s。 Gallager, the student of Shannon proposed the concept and a whole set of decoding method of LDPC code. The LD- PC code speed is higher and higher, and the performance is better and better. Aiming at the exigent demand of high speed LDPC decoder, using the feature of information iteration during the traditional min-sum algorithm, the min-sum algorithm is simplified, and its parallel degree is higher without outstanding loss of BER performance. The calculation time of CNU based on this algorithm is half of the one of traditional algorithm and the throughput increases 50%. When the cloek frequency is 120MHz and the iteration number is 10, the decoder based on the proposed simplified min-sum algorithm has the decoding speed of 657.53Mb/s for the near earth code of CCSDS.
出处 《遥测遥控》 2015年第2期47-53,共7页 Journal of Telemetry,Tracking and Command
基金 863计划课题(高分辨率遥感卫星高码速率数据一体化处理关键技术)
关键词 LDPC 高速 并行 节约存储 LDPC High speed Parallel Storage saving
  • 相关文献

参考文献10

  • 1Gallager R G. Low-density Parity-check Codes [ J]. IRE Transactions on Information Theory, 1962, 8 (1) :21 -28.
  • 2Zhang T. Efficient VLSI Architectures for Error-correction Coding [ D ]. University of Minnesota, 2002.
  • 3Yu Kou, Shu Lin. Low Density Parity Check Codes Based on Finite Geometries: A Rediscovery and New Resuhs[ J ] IEEE Transactions on Information Theory ,2011, 47 (7) : 2711 ~ 2736.
  • 4刘晓莹,王一,王新安.应用于无线局域网的高速维特比译码器电路[J].计算机技术与发展,2008,18(1):11-13. 被引量:7
  • 5李志国,张伟功.BCH码迭代译码算法及软件实现方法[J].计算机技术与发展,2007,17(4):171-174. 被引量:6
  • 6Brink S T. Design of Serially Concatenated Codes Based on Iteratively Decoding Convergence[ C]//2nd International Symposium on Turbo Codes and Related Topics,2000:319 ~ 322.
  • 7Shu Lin. Channel Codes Classical and Modern[ M]. Cambridge: Cambridge University Press, 2009.
  • 8陈旭灿,刘冬培.改进的LDPC译码算法研究[J].电子科技大学学报,2010,39(2):219-222. 被引量:14
  • 9Cui Zhiqiang. Low-Complexity High-Speed VLSI Design of Low-Density Parity-Check Decoders[ D ]. Oregon State Uni- versity, 2007.
  • 10CCSDS通信标准[S].131.1-0-2.2007.

二级参考文献9

  • 1丁锐,杨知行,潘长勇.高速维特比译码器的设计[J].电讯技术,2004,44(4):51-54. 被引量:6
  • 2姚明余,忻鼎稼.BCH码的一种新的译码方法[J].通信学报,1989,10(5):10-14. 被引量:9
  • 3王新梅 肖国镇.纠错码--原理与方法[M].西安:西安电子科技大学出版社,2001..
  • 4王新梅 肖国镇.纠错码-原理与方法[M].西安:西安电子科技大学出版社,2003..
  • 5Chen C L.High-speed decoding of BCH code[J].IEEE Trans.on IT,1981(2):254-256.
  • 6IEEE P802. 11a/D7.0. Part 11 :Wireless LAN Medium Access Control(MAC) and Physical Layer(PHY)specifications: High speed physical layer in the 5GHz band[S]. [s. l. ] :IEEE Computer Society, 1999 : 7 - 34.
  • 7Shim B. Pipelined VLSI Architecture of the Viterbi Decoder for IMT - 2000 [ C ]//An IEEE Global Telecommunications Conference, 1999. GLOBECOM ' 99. [ s. l. ] : [ s. n. ], 1999: 158- 162.
  • 8于丽,张晓林,赵岭.非规则LDPC码译码量化问题研究[J].遥测遥控,2007,28(3):53-58. 被引量:2
  • 9孙韶辉,孙蓉,王新梅.低密度校验码BP译码算法中量化问题的研究[J].电子学报,2003,31(2):217-220. 被引量:9

共引文献21

同被引文献3

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部