期刊文献+

应用FFT计算△Σ调制器信噪比的分析

Analysis on Computing SNR of △Σ Modulators Using FFT
下载PDF
导出
摘要 针对许多设计者存在错误使用快速傅里叶变换计算△Σ调制器输出信号信噪比的问题,在分析△Σ调制器工作原理和推导计算△Σ调制器信噪比理论模型的基础之上,详细地阐述了使用快速傅里叶变换计算△Σ调制器信噪比和绘制其功率谱密度的过程。以二阶△Σ调制器为例,在MATLAB和Simulink环境中完成了信噪比的计算和功率谱密度的绘制,实验结果证明了所述方法的正确性,对正确设计△Σ调制器具有重要的实际应用价值。 The Fast Fourier Transform (FFT) is widely used to estimate the power spectral density (PSD) and of signal- to- noise ratio (SNR) of delta- sigma (△Σ) data, but is sometimes abused by many △Σ designers. The operation principle of △Σ modulator is analyzed and the theoretical model of SNR of △Σ modulator is derived in this paper. And then, the process of computing SNR and drawing the PSD using the FFr are described in detail. The SNR and PSD of a 2nd order △Σ modulator are computed and drawn respectively in the MATLAB and Simulink environment. The results indicate that the method described is valid and has the practical value for the design of △Σ modulator.
作者 欧书琴 陈军
出处 《安徽科技学院学报》 2015年第2期57-62,共6页 Journal of Anhui Science and Technology University
基金 安徽三联学院科研基金资助项目(2013Z015) 安徽省高等教育振兴计划新专业建设项目(2013zytz082)
关键词 △Σ调制器 信噪比 过采样 噪声整形 窗函数 功率谱密度 噪声带宽 Delta - sigma modulator Signal - to - noise ratio Oversampling Noise shaping Windowing Power spectral density Noise bandwidth
  • 相关文献

参考文献10

  • 1Shahrukh Athar, Muhammad All Siddiqi, Shahid Masud. Design and FPGA Implementation of a 2nd Order Adaptive Delta Sig- ma Modulator with One Bit Quantization [ C ]. 20th International Conference on Field Programmable Logic and Applications ( FPL), Milano, Italy, IEEE Computer Society Test Technology Technical Council, 2010.
  • 2M T Ngnyen, C Jabbour, C Ouffoue, et al. Direct Delta- Sigma Receiver: Analysis, Modelization and Simulation [ C ]. 2013 IEEE International Symposium on Circuits and Systems (ISCAS), Beijing, China, IEEE, 2013.
  • 3Liu Liyuan, Li Dongmei, Wang Zhihua. A 0.6 - V to 1 - V Audio AE modulator in 65 nm CMOS with 90.2dB SNDR at 0.6 -V [J]. VLSI Design, 2013, 2013:1 -9.
  • 4Katara A, Bapat A V, Chaise R, et al. Development of one bit Delta -Sigma analog to digital converter [ C ]. 2012 Fourth In- ternational conference on computational intelligence and communication networks (CICN). Mathura, India, IEEE, 2012.
  • 5Lota J, A1 - Janabi M, Kale I. Nonlinear Model - Based Approach for Accurate Stability Prediction of One - Bit Higher - Order Delta - Sigma Modulators [ J ]. IEEE Transactions on Instrumentation and Measurement, 2013, 62(4) : 686 -692.
  • 6Palagiri H V, Makkena M L, Chantigari K R. Performance Analysis of First Order Digital Sigma Delta ADC [C]. 2012 Fourth International Conference on Computational Intelligence, Communication Systems and Networks (CICSyN). Phuket, Thailand, 2012.
  • 7R Maghrebi, M Masmoudi. Parameters Estimation of E A modulators Models using a Combined Optimization Algorithm in MAT- LAB Environment [ C ]. 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), Gammarth, Tunisia, IEEE, 2012.
  • 8SehreierR,TemesGC.Delta-Sigma数据转换器[M].北京:科学出版社,2007.
  • 9郑君里,应启珩,杨为理.信号与系统(第三版)[M].北京:高等教育出版社,2011.
  • 10张志勇.精通NATLAB6.5版[M].北京:北京航空航天大学出版社,2003.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部