期刊文献+

新型非易失性存储器架构的缓存优化方法综述 被引量:11

Cache Optimization Approaches of Emerging Non-Volatile Memory Architecture:A Survey
下载PDF
导出
摘要 随着半导体工艺的发展,处理器集成的片上缓存越来越大,传统存储器件的漏电功耗问题日益严峻,如何设计高能效的片上存储架构已成为重要挑战.为解决这些问题,国内外研究者讨论了大量的新型非易失性存储技术,它们具有非易失性、低功耗和高存储密度等优良特性.为探索spintransfer torque RAM(STT-RAM),phase change memory(PCM),resistive RAM(RRAM)和domainwall memory(DWM)四种新型非易失性存储器(non-volatile memory,NVM)架构缓存的方法,对比了其与传统存储器件的物理特性,讨论了其架构缓存的优缺点和适用性,重点分类并总结了其架构缓存的优化方法和策略,分析了其中针对新型非易失性存储器写功耗高、写寿命有限和写延迟长等缺点所作出的关键优化技术,最后探讨了新型非易失性存储器件在未来缓存优化中可能的研究方向. With the development of semiconductor technology and CMOS scaling, the size of on-chip cache memory is gradually increasing in modern processor design. The density of traditional static RAM (SRAM) has been close to the limit. Moreover, SRAM consumes a large amount of leakage power which severely affects system performance. Therefore, how to design efficient on-chip storage architecture has become more and more challenging. To address these issues, researchers have discussed a large number of emerging non-volatile memory (NVM) technologies which have shown attractive features, such as non-volatile, low leakage power and high density. In order to explore cache optimization approaches based on emerging non-volatile memory including spin-transfer torque RAM (STT-RAM), phase change memory (PCM), resistive RAM (RRAM) and domain-wall memory (DWM), this paper surveys the property of non-volatile memory compared with traditional memory devices. Then, the advantages, disadvantages and feasibility of architecting caches are discussed. To highlight their differences and similarities, a detailed analysis is then conducted to classify and summarize the cache optimization approaches and polieies. These key technologies are trying to solve the high write power, limited write endurance and long write latency of emerging non- volatile memory. Finally, the potential research prospect of emerging non-volatile memory in future storage architecture is discussed. Zhang Jun, born in 1978. PhD candidate and associate professor. Member of China Computer Federation.
出处 《计算机研究与发展》 EI CSCD 北大核心 2015年第6期1225-1241,共17页 Journal of Computer Research and Development
基金 国家自然科学基金重点项目(91118003) 国家自然科学基金面上项目(61170022 61373039) 国家自然科学青年基金项目(61402145) 高等学校博士学科点专项科研基金项目(2013014111002512) 安徽省自然科学青年基金项目(1508085QF138)
关键词 非易失性存储器 存储技术 计算机体系结构 缓存 优化方法 non-volatile memory (NVM) storage technology computer architecture cache optimization approach
  • 相关文献

参考文献80

  • 1Intel. Intel Xeon Processor E5 2699 v3 [OL]. [2014-12 -15]. http://ark, intel, com/products/81061.
  • 2Vardhan A, Srikant Y. Exploiting critical data regions to reduce data cache energy consumption [C] //Proc of the 17th Int Workshop on Software and Compilers for Embedded Systems. New York.- ACM, 2013~ 69-78.
  • 3沈志荣,薛巍,舒继武.新型非易失存储研究[J].计算机研究与发展,2014,51(2):445-453. 被引量:14
  • 4张鸿斌,范捷,舒继武,胡庆达.基于相变存储器的存储系统与技术综述[J].计算机研究与发展,2014,51(8):1647-1662. 被引量:21
  • 5Chang M, Rosenfeld P, Lu S, et al. Technology comparison for large last level caches (L3Cs) : Lowqeakage SRAM, low write energy STT-RAM, and refresh optimized eDRAM [C] //Proc of the 19th Int Syrup on High Performance Computer Architecture (HPCA2013). Piscataway, NJ: IEEE, 2013: 143-154.
  • 6Wu Xiaoxia, Li Jian, Zhang Lixin, et al. Hybrid cache architecture with disparate memory technologies [C] //Proc of the 36th Annual lnt Symp on Computer Architecture (ISCA 2009). New York: ACM, 2009:34-45.
  • 7Chen Yuting, Cong Jason, Huang Hut, et al. Dynamically reconfigurable hybrid cache: An energy-efficient last level cache design[C] //Proc of the Conf on Design, Automation and Test in Europe. Piscataway, NJ: IEEE, 2012:12-16.
  • 8Li Yong, Chen Yiran, Jones A. A software approach for combating asymmetries of non volatile memories [C] //Proc of the 2012 Ac'M/1EEE Int Symp on Low Power Electronics and Design (ISLPED 2012). New York: ACM, 2012: 191- 196.
  • 9Venkatesan R, Kozhikkottu V, Augustine C, et al. TapeCache: A high density, energy efficient cache based on domain wall memory [C] //Proc of the 2012 ACM/IEEE Int Symp on Low Power Electronics and Design (ISLPED 2012). New York~ ACM, 2012:185-190.
  • 10Kryder M, Chang S. After hard drives--What comes next? [J]. IEEETranson Magnetics, 2009, 10(45): 3406-3413.

二级参考文献77

  • 1Roberts I), Kgil T, Mudge T. Using non-volatile memory to save energy in servers[C] //Proc of the Conf on Design, Automation and Test in Europe. Belgium: European Design and Automation Association, 2009:743-748.
  • 2Qureshi M, Franceschini M, Lastras Montaflo L. Improving read performance of phase change memories via write cancellation and write pausing[C] //Proc of the 16th IEEE lnt Syrup on High Performance Computer Architecture. Piscataway, NJ: 1EEE, 2010:1 11.
  • 3Mishra A, Dong X, Sun G, et al. Architecting on chip interconnects for stacked 3D STT-RAM caches in CMPs [C] //Proc of the 38th lnt Syrup on Computer Architecture. New York: ACM, 2011:69-80.
  • 4Gun X, lpek E, Soyata T. Resistive computation: Avoiding the power wall with low-leakage, stt mram based computing [C] //Proc of the 37th Int Symp on Computer Architecture. New York: ACM, 2010:371 382.
  • 5Nigam A, Munira K, Ghosh A, et al. Model based study on energy and performance optimization for STT RAM [C/OL] //2011 Non-Volatile Memories Workshop. 2011. [2013 04 01]. http://nvmw, ucsd. edu/2011/.
  • 6Kong J, Zhou H. Improving privacy and lifetime of PCM based main memory [C] //Proc of the 40th Annual 1EEE/ IFIP Int Conf on Dependable Systems and Networks. Piscataway, NJ: IEEE, 2010:333-342.
  • 7Chhabra S, Solihin Y. i NVMM: A secure non volatile main memory system with incremental encryption [C] //Proc of the 38thlntSymponComputer Architecture. New York: ACM, 2011:177 188.
  • 8Sun (3, DongX, Xie Y, eta[. A novel architecture of the 3[) stacked MRAM L2 cache for CMPs [C] //Proc of the 15th IEEE Int Symp on High Performance Computer Architecture. Piscataway, N J: IEEE, 2009:239-249.
  • 9Kang H, Ryu K, Lee D, et al. Process variation tolerant all digital multiphase DLL for DDR3 interface [C] //Proc of IEEE Custom Integrated Circuits Conference. Piscataway, NJ: IEEE, 2010:1 4.
  • 10Zhou P, Zhao B, Yang J, et al. Energy reduction for STTRAM using early write termination [C] //Proe of IEEE/ ACM 2009 Int Conf on Computer Aided Design. Piseataway, NJ: IEEE, 2009:264-268.

共引文献31

同被引文献68

引证文献11

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部