期刊文献+

一种新型大功率无损缓冲Buck变换器的研究 被引量:2

Reasearch on a Novel High-power Buck Converter Using Loss-less Snubber
下载PDF
导出
摘要 提出了一种优化的高速电机驱动电路。在传统的三相逆变电路前端加入多路交错并联的无损缓冲Buck变换器,实现了开关管的零电流开通(ZCS)、零电压关断(ZVS),从而解决了高开关频率下的损耗问题,提高了系统的效率及可靠性。同时多路无损缓冲电路共用一个二极管和电感,可有效减小变换器体积,提高功率密度。详细分析了该变换器的原理,并通过实验验证了分析和设计的正确性和可行性。 An optimized high speed motor drive circuit is proposed.It's a multipath interleaved parallel Buck converter using loss-less snubber added in front of the traditional three-phase inverter circuit to realize zero current switching (ZCS)and zero voltage switching (ZVS), so as to solve the loss problem under high switching frequency, the efficiency and reliability of the system are improved.Meanwhile,sharing one diode and one inductance in the muhipath loss-less snubber can effectively reduce the converter volume and improve the power density.The principles of the proposed new soft-switching Buck converter are explained detailedly.The experimental results verify the analysis of the converter and the feasibility of the design.
出处 《电力电子技术》 CSCD 北大核心 2015年第6期47-49,共3页 Power Electronics
关键词 变换器 交错并联 无损缓冲 converter interleaved parallel loss-less snubber
  • 相关文献

参考文献3

二级参考文献28

  • 1王继强,王凤翔,鲍文博,关恩录.高速永磁电机转子设计与强度分析[J].中国电机工程学报,2005,25(15):140-145. 被引量:96
  • 2何湘宁,B.W.Williams,钱照明.高功率逆变桥开通缓冲电路能量回馈研究[J].中国电机工程学报,1997,17(3):157-161. 被引量:8
  • 3Robinson F V P,Willianms B W.Active or Passive Snubbing for Fast Switches [J].IEEE IECON record. 1998,23 (10) : 617-622.
  • 4Tseng-ching JUNG, Chen-chern LIN.Passive Lossless S- unbbers for DC/DC Converters [A].IEEE &PEG [G]. 1998 : 1049-1054.
  • 5Gieras J F. Comparison of high-power high-speed machines: cage induction versus switched reluctance motors [A]. 1999 IEEE Aericon-5^th Conference in Africa[C]. South Africa: IEEE, 1999:675 - 678.
  • 6Wang F X,Zheng W P,Zong M, et al. Design considerations of high-speed PM generators for microturbines[A]. China Electric Power Research Institute. 2002 IEEE International Conference on Power System Technology Proceedings [C]. Kuming: Yunnan Science and Technology Press,2002:158 - 162.
  • 7Aglen O, Andersson A. Thermal analysis of a high speed generator [A]. IEEE-IAS. Conference Record ofthe IEEE Industry Applicatons Society Thirty Einght Annual Meeting [C]. Salt Lake City: IEEE,2003 : 547- 554.
  • 8Aglen O. Loss calculation and thermal analysis of a high-speed generator [A]. IEEE Electric Machines and Drives Conference [C]. Madison: IEEE, 2003 : 1117 -1123.
  • 9Wang F X, Zong M, Zheng W P, et al. Design features of high speed PM machines [A]. Proceedings of the Sixth International Conference on Electrical Machines and Systems [C]. Beijing: International Academic Publishers Word Publishing Corporation, 2003 : 66 - 70.
  • 10Binder A, Schneider T, Klohr M. Fixation of buried and surface mounted magnets in high-speed permanent magnet synchronous motors [A]. Conference Record of the IEEE Industry Applications Society Fortieth Annual Meeting [ C], Hong Kong: IEEE, 2005:2843 -2848.

共引文献176

同被引文献17

  • 1毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 2BLAKIEWICZ G. Output-capacitor less low-dropout regulator using a cascoded flipped voltage follower [J]. IET Circuits Devices : Systems, 2011, 5(5): 418-423.
  • 3AHUJA B K. An improved frequency compensation technique for CMOS operational amplifiers [J]. IEEE Journal of Solid-State Circuits, 1983, 18(6) : 629-633.
  • 4RAJPUT S K, HEMANT B K. Two-stage high gain low power OpAmp with current buffer compensation [C]//Proceedings of 2013 Global High Tech Congress on Electronics. Piscataway, NJ, USA: IEEE, 2013:121 124.
  • 5ZABRODA O, MURMANN B. Eliminating complex conjugate poles in two-stage operational amplifiers with current buffer Miller compensation :J_:. Analog Integration Circuit Signal Process, 2014, 81(2): 361- 365.
  • 6WANG Wei, YAN Zushu, MAK P I. Micropower two-stage amplifier employing recycling current buffer Miller compensation EC: // Proceedings of 2014 IEEE International Symposium on Circuits and Systems. Pis- cataway, NJ, USA: IEEE, 2014: 1889-1892.
  • 7SANSEN W M C. Analog design essentials EM:. Ber- lin, Germany: Springer Inc. , 2006: 102-105.
  • 8GRAY P R, MEYER R G. MOS operational amplifier design: a tutorial overview [J]. IEEE Journal of Solid- State Circuits, 1982, 17(6): 969-982.
  • 9GARIMELLA A, FURTH P M, SURKANTI P R. Current buffer compensation topologies for I.DOs with improved transient performance [J]. Analog Integrat- edCircuits and Signal Processing, 2012, 73(1): 131- 142.
  • 10AL-SHYOUKH M, LEE H, PEREZ R. A transient- enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation [J]. IEEE Journal of Solid-State Circuits, 2007, 42(8): 1732-1742.

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部