期刊文献+

H.264高清视频编码器的设计与实现 被引量:1

Designation and implementation of H.264 encoder for HD video
下载PDF
导出
摘要 针对高清视频庞大的数据量以及H.264编码器复杂的编码结构引起的低编码速率的问题,对影响算法编码速率的原因进行了深入分析,并设计了高效的多核并行方案,进而充分利用TMS320C6678的多核性能,并结合TMS320C6678的运算存储特性,对H.264编码器进行了多方面的优化,最终使H.264编码器对720P高清视频序列编码速率从1.2 fps增加到27.2 fps,更加贴近于实际应用。 For the problem of low coding speed caused by HD video huge amount of data, as well as the H.264 encoder's complex coding structure, in-depth analysis of the causes which influenced the speed of coding: algorithms was put into realization in this article. On one hand, an efficient multi-core parallel solution was designed to take full advantage of the multi-core performance of TMS320C6678. On the other hand, according to the TMS320C6678's computing and storage characteristics, many methods were made to optimize the H.264 eneoder's coding efficiency in many aspects. Eventually the 720P HD videos H.264 encoder's coding speed was improved from 1.2 fps to 27.2 fps, which was more suitable for practical applications.
出处 《微型机与应用》 2015年第6期42-44,共3页 Microcomputer & Its Applications
基金 国家自然基金项目(61471248)
关键词 H.264编码器 TMS320C6678 高清视频 H.264 encoder TMS320C6678 HD video
  • 相关文献

参考文献7

二级参考文献28

  • 1周霖.DSP信号处理应用[M].北京:国防工业出版社,2004.
  • 2ITU-T. Recommendation G. 726:40, 32, 24, 16 kbit/s ADAPTIVE DIFFERENTIAL PULSECODE MODULATION (ADPCM) [ R ]. Geneva: ITU_T, 1990 [ 2008.5 ]. http ://www. itu. int/ITU -T/index. html.
  • 3Texas Instruments Incorporated. TMS320C64x/C64x + DSP CPU and Instruction Set Reference Guide[ DB/OL]. USA: 33,2006.8 [ 2008.5 ]. http ://www. ti.com/se/doe.
  • 4Texas Instruments Incorporated. TMS320C6000 Optimizing Compiler v 6.0 Beta User's Guide[ DB/OL]. USA : TI,2005.7 [ 2008.5 ]. http ://www. ti. com/sc/doc.
  • 5Texas Instruments Incorporated. TMS320C6000 DSP Cache User' s Guide [ DB/OL ]. USA : TI, 2002.5 [ 2008. 5 ]. http ://www. ti. com/sc/doc.
  • 6Akhter S,Robert J.多核程序设计技术—通过软件多线程提升性能[M].北京:电子工业出版社,2007.
  • 7Phil Kerly.Cache blocking technique on hyper-threading technology enabled processors[EB/OL].http://software.intel.com/en-us/articles/cache-blocking-technique-on-hyper-threading-technology-enabled-processors,2007.
  • 8David A Bader,Varun Kanade,Kamesh Madduri.SWARM:A parallel programming framework for multicore processors[C].Parallel and Distributed Processing Symposium,2007:1-8.
  • 9Cerin Christophe,Michel Koskas.Work stealing technique and scheduling on the critical path[C].The 3rd International Conference on Grid and Pervasive Computing,2008.
  • 10Guy E Belloch,Phillip B Gibbous.Effectively sharing a cache among threads[C].Proceedings of the 16th ACM Symposium on Parallelism in Algorithms and Architectures,2004.

共引文献64

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部