4Lee H H S, Chakrabarty N. Test challenges for 3D integrated circuits[J] IEEE Design~Test of Computers, 2009,26 (5) : 26-35.
5Lewis D I o , Lee H S. A scanisland based design enabling prebond die--stacked microprocessors testability in [c] Proceedings of IEEE International Test Conference. Los Alamitos: IEEE Computer Society Press, 2007: 1--8.
5International Technology Roadmap.International Technology Roadmap for Semiconductors[R].2009.
6CHANDRA A,CHAKRABARTY K.Low-power scan testing and test data compression for system on a chip[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2002,21(5):597-604.
7XIE Y,LOH G,BLACK B,et al.Design space exploration for 3D architectures[J].ACM Journal on Emerging Technologies in Computing Systems (JETC),2006,2(2):65-103.
8DONG X Y,XIE Y.System-level cost analysis and design exploration for three-dimensional[C].2009 Asia and South Pacific Design Automation Conference,2009:235-241.
