期刊文献+

利用分形维数预评价VLSI布线品质的研究

A STUDY OF QUALITY PRE- EVALUATION FOR VLSI DESIGN BY FRACTAL DIMENSION
原文传递
导出
摘要 随着生产流程的微小化,VLSI设计中的信号延迟与干扰问题成为常态,而这种问题主要和连线长度等相关,因此需要一种在上流设计时能够预测线网长度的方法提高设计效率。本论文中,探讨一种利用分形解析来预测设计品质的可能性。通过将网表二部图化,求取单独的表元素分形维数,并和实际布线长进行比较,考察这种方法的有用性。 Signal delay and interference problems in VLSI design become the norm as the production process become smaller. The problems are mainly related with the wire length and others. Therefore,a way that can predict the wire length in the upper design is needed to improve the design efficiency. In this paper,the probability to predict the design quality by using fractal analysis is discussed. The usefulness is investigated to comparing the individual elements fractal dimension got by making the net table as two graphs with the actual wire length.
出处 《内蒙古农业大学学报(自然科学版)》 CAS 北大核心 2014年第6期134-137,共4页 Journal of Inner Mongolia Agricultural University(Natural Science Edition)
基金 内蒙古自然基金项目(2012MS1144) 国家国际科技合作专项研究资助项目(2013DFR3076) 国家重点研究973计划资助项目(2014CB138806)
关键词 分形 VLSI设计 布线长预评价 Fractal VLSI design pre-evaluation
  • 相关文献

参考文献2

二级参考文献8

  • 1[1]W.M. Dai, E. S. Kuh, Simultaneous floor planning and global routing for hierarchical building block layout, IEEE Trans, on CAD, 1987, CAD-6(2), 828 837.
  • 2[2]T. Hasegawa, A new placement algorithm minimizing path delays, New York, Proc. ICCAD,1991, 2052-2055.
  • 3[3]U. Lauther, A min-cut placement algorithm for general cell assemblies based on a graph representation, ACM/IEEE Proc. 16th DAC, Paris, 1979, 1-10.
  • 4[4]Tianmin Kong, Xianlong Hong, Changge Qiao, VEAP: A global optimization based, placement algorithm for standard cell design, ASP-DAC'97, Japan, 1997, 1, 102-109.
  • 5[5]W.J. Sun, C. Sechen, Efficient and effective placement for very large circuits, Proc. Int. Conf.on CAD, Japan, 1993, 170-177.
  • 6[6]B.B. Mandelbort, The Fractal Geometry of Nature, San Francisco, W. H. Freeman and Co.,1972, 35-100.
  • 7[7]T.J. Bedford, The box dimension of selfaffine graphs and repellers, Nonlineanrity, 1989, 1(2),78-86.
  • 8陈平,杨刚,刘鑫,李玉山.VLSI标准单元通道布线的研究[J].西安电子科技大学学报,1998,25(6):830-832. 被引量:1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部